Xilinx to Present at IEEE NSREC

Posted by Ken Cheung in Event on Monday, July 16, 2007

Xilinx, Inc. (NASDAQ:XLNX) will showcase their programmable logic solutions for enabling space applications at the 2007 IEEE Nuclear and Space Radiation Effects Conference (NSREC), July 23-27, 2007 in Honolulu, Hawaii. In addition, Xilinx will also be presenting technical papers at the show. The papers to be presented are:

  • Domain Crossing Events: Limitations on Single Device Triple-Modular Redundancy Circuits in Xilinx FPGAs (C-5)
  • Risk Reduction for Use of Complex Devices in Space Projects (PD-2)
  • Upset Characterization and Test Methodology of the PowerPC405 Hard-Core Processor Embedded in Xilinx Field Programmable Gate Arrays (W-29)
  • Dose Rate Upset Investigations on the Xilinx Virtex-4 Field Programmable Gate Arrays (W-30)
  • Static Proton and Heavy Ion Testing of the Xilinx Virtex-5 Device (W-31)
  • Experimental Validation of a Tool for Predicting the Effects of Soft Errors in SRAM-based Field Programmable Gate (PJ-8)
  • A Comparison of TMR with Alternative Fault Tolerant Design Techniques for FPGAs (PC-3)
  • Experimental Validation of a Tool for Predicting the Effects of Soft Errors in SRAM-based Field Programmable Gate (PJ-8)

More info:
» Xilinx to Attend IEEE Nuclear and Space Radiation Effects Conference
» Xilinx TMRTool
» Xilinx Aerospace and Defense

If you found this page useful, bookmark and share it on:

Possibly of Interest

 
FPGA Blog Newsletter
Don't have time to visit FPGA Blog everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:   

If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.