Xilinx Integrated Software Environment 9.2i

Posted by Ken Cheung in Tool on Tuesday, June 26, 2007

Xilinx, Inc. (NASDAQ: XLNX) rolled out version 9.2i of its ISE(TM) (Integrated Software Environment) design tools. ISE 9.2i reduces memory requirements by an average of 27% while providing expanded support for Microsoft Windows Vista, Microsoft Windows XP x64, and Red Hat Enterprise WS 5.0 32-bit and 64-bit operating systems. To simplify multi-rate DSP designs with a large number of clocks typically found in wireless and video applications, ISE 9.2i software features breakthrough advancements in place and route and clock algorithms offering up to a 15% performance advantage.

ISE 9.2i software is powered by the Xilinx's SmartCompile(TM) technology, which cuts implementation runtimes by up to 6X while maintaining exact design preservation of unchanged logic. The latest release also provides the most advanced design solution for the latest line of Xilinx(R) 65nm Virtex(TM)-5 high-performance FPGAs and 90nm Spartan(TM)-3 generation high volume FPGAs.

Through algorithmic improvements in memory usage, ISE 9.2i design tools radically improve utilization of computing resources, providing users with greater design flexibility. This reduction in memory usage enables users to design with higher density FPGAs with the more widely available 32-bit version of Microsoft Windows XP in lieu of the previously required 64-bit operating system.

Improvements in ISE 9.2i software permit greater flexibility for designs which leverage embedded processors. Tighter integration with Platform Studio (Xilinx integrated development environment for embedded design) allows embedded users improved access to the design closure tools residing within the ISE design environment.

All versions of ISE 9.2i software packages support Windows(R) XP, Windows XP x64, Windows Vista Business and Linux(R) Red Hat(R) Enterprise WS. ISE Foundation also supports Solaris(R) 2.9.

More info:
» Xilinx Releases ISE 9.2i Integrated Software Environment Design Tools
» Xilinx ISE

If you found this page useful, bookmark and share it on:

Possibly of Interest

 
FPGA Blog Newsletter
Don't have time to visit FPGA Blog everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:   

If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.