Tag Archives: Virtex

Alpha Data ADM-XRC-7V1 XMC Board Features Xilinx Virtex FPGA Devices

Alpha Data ADM-XRC-7V1 board

Alpha Data launched the ADM-XRC-7V1 board. It features the Xilinx Virtex-6 and Virtex-7 FPGA devices, 10G transceivers, low power consumption, PCI Express Gen2 interface, 25 GB/s memory, 248 I/O signals, system monitoring, flash boot capabilities, and Software Development Kit. The ADM-XRC-7V1 is ready to integrate right out of the box. The board is available now.

Continue reading

Six New FPGA-based NI FlexRIO Adapter Modules

National Instruments announced six new adapter modules for their NI FlexRIO family. The modules feature FPGA-based reconfigurable I/O for general-purpose automated test and high-speed digital communication. The new FlexRIO adapter modules include four general-purpose digitizers, a module for high-speed digital I/O and a 16-bit analog-to-digital converter (ADC) from Analog Devices (ADI) that is optimized for modulated communications.

Continue reading

Xilinx Acquires AutoESL, Xilinx Only Version of AutoPilot Coming Soon

Xilinx has acquired AutoESL Design Technologies, which is a provider of high level synthesis for FPGAs and ASICs. AutoESL was founded in 2006 based on proprietary technology that was originally developed at UCLA. AutoPilot, AutoESL’s flagship high level synthesis tool, enhances productivity and speeds time-to-market for video, wireless, and high performance computing applications. The majority of AutoESL employees currently located in Cupertino, California and Beijing, China, will become Xilinx employees.

Continue reading

Xilinx Showcases Intel QuickPath Interconnect for FPGA Devices

At the Intel Developer Forum, Xilinx demonstrated the Intel QuickPath Interconnect (Intel QPI) technology for enabling the integration of Field-Programmable Gate Arrays (FPGA) in high performance computing applications. Xilinx showed how Virtex FPGA devices can support the low latency and memory coherency benefits of Intel QPI when paired with Intel Xeon processors in HPC systems.

Continue reading

Floating Point Math.h Algorithmic Functions for FPGA Devices

Impulse Accelerated Technologies increased the accessibility of Xilinx Virtex and Spartan devices by providing common math.h functions. Unlike math.h functions that run “native” in embedded processors, the Impulse library is implemented directly in FPGA hardware, and supports refactoring into multiple, pipelined parallel processes for algorithmic acceleration so the math.h functions operate two to ten faster than on embedded processors.

Continue reading

CoWare SPW Library for Xilinx LTE IP

CoWare has integrated and is distributing models of Xilinx’s LTE Baseband IP portfolio with their SPW LTE solution. By combining the SPW LTE solution with Xilinx’s Virtex and Spartan FPGA devices, engineers implementing advanced 4G basestations will be able to reduce system integration and optimization time. The CoWare SPW Library for Xilinx LTE IP is available for shipment now.

Continue reading

CommAgility AMC-V5Fe Advanced Mezzanine Card

CommAgility launched the AMC-V5Fe mid-size advanced mezzanine card. The AMC-V5Fe includes a high-speed PCI Express interface and a Xilinx Virtex-5 FPGA. The module is ideal for many industrial, scientific, and telecoms applications. The AMC-V5Fe module has been widely interoperability tested with manufacturers’ chassis, MCH, and ATCA carriers. Extensive software and firmware library support enables OEMs to port application code quickly, reducing time to market. The AMC-V5Fe is available now.

Continue reading

Jointwave H.264 Encoder IP Cores

Jointwave introduced their H.264 series encoder IP core. The Jointwave IP cores support Level 1.0 to 5.1 of H.264 (MPEG-4 Part 10, also called AVC). The cores cover baseline profile, main profile, and high 4:2:2/4:4:4 profile. Compare to competitors’ solutions, Jointwave’s IP core uses less hardware resources. The H.264 encoder features ultra-low frequency, super low latency, small die size, and ultra-low power consumption. Jointwave H.264 IP core can be used without embedded or external CPU, and reduce the system complexity. It runs on FPGA and ASIC.

Continue reading