Cadre CT-JPEG04 Cores for DSP FPGA Multiprocessors

Sundance has extended its partnership with Cadre Codesign to deliver Cadre’s CT-JPEG04 core across a range of it’s modular DSP FPGA multiprocessor hardware solutions. Based on the JPEG ISO/IEC IS 110918-1 standard image-compression algorithm, the core compresses images of 1280 x 1024 pixels resolution at a rate of 500 frames/sec and can sustain an input of one 8 bit pixel every 660MHz. The solution is ideal for applications where images are either analyzed on the fly or stored for later reference and analysis.

The Cadre Codesign core significantly outperforms standard off-the shelf JPEG cores that can typically sustain inputs of 4MB (64K x 64K images) frames at 30 frames per second and generate outputs of 122 MB/sec. Provided with a ModelSim evaluation model the core will be initially available on Sundance’s Digital Video Infrastructure Platform (DVIP) that offers developers a complete, integrated solution for digital video development.

Built on Sundance’s modular and infinitely-scalable multiprocessing concept, the DVIP leverages the performance and flexibility of two TI TMS320C6455 digital signal processors (DSP) and a TMS320DM642 DSP-based digital media processor. The 1GHz C6455 DSPs allow multiple processors to be connected via a Serial Rapid I/O (SRIO) interface and the DVIP incorporates Xilinx Virtex-4 FX60 FPGAs that are the implementation target for Cadre’s CT-JPEG04 core.

The modular architecture of the DVIP allows customers to increase the processing performance in the field and add one of more than 40 additional variant modules that support the Sundance TIM (Texas Instruments Module) standard. As this standard is open-domain, it is also possible to integrate proprietary solutions. Design support is provided via 3L’s Diamond multiprocessor tool-suite that provides a highly automated development flow from concept through to applications running in multiprocessor hardware and Code Composer Studio from TI.

More info: Sundance