S2 Selects BenADC 3G COTS FPGA Module

Posted by Ken Cheung in FPGA-based Product on Tuesday, July 10, 2007

Nallatech recently shipped their BenADC 3G(TM) COTS FPGA product to S2 Corporation. S2 will be using the BenADC 3G for the development and testing of a new generation of ultra-wideband sensor technology for RADAR, LADAR and spectral analysis applications.

The BenADC 3G is the industry’s only COTS product combining the extreme DSP capabilities of a Xilinx FPGA with two National Semiconductor 8-bit 3 GSPS ADCs providing users with a powerful data acquisition and processing platform. Each analog input channel on the BenADC 3G is capable of up to 7.2 effective number of bits (ENOB), 45 dB signal-to-noise ratio (SNR) and 58 dB spurious free dynamic range (SFDR) when sampling a 748 MHz input signal at 3 GSPS. Multiple trigger and clock signal inputs allow simultaneous sampling of multiple analog channels enabling customers to easily scale their application.

The BenADC 3G is available with a choice of Xilinx Virtex-4(TM) SX55, LX100 or LX160 user FPGAs and is delivered with a suite of optimized IP cores and reference designs. Xilinx System Generator library components are also provided allowing non-VHDL users to target the hardware using Simulink. Software support includes Windows, Linux and VXWorks.

More info:
» Nallatech Ships BenADC 3G COTS FPGA Module to S2
» S2
» Nallatech BenADC 3G

If you found this page useful, bookmark and share it on:

Possibly of Interest

 
FPGA Blog Newsletter
Don't have time to visit FPGA Blog everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:   

If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.