FPGA Blog - field programmable gate array and structured asic

Share/BookmarkSubscribe

Xilinx Introduces Vivado Design Suite 2012.2

Posted by Ken Cheung in Tool on Thursday, July 26, 2012

Xilinx Vivado Design Suite 2012.2

Xilinx announced Vivado Design Suite 2012.2. This is the first public release of their next-generation design environment. The Xilinx Vivado Design Suite is an IP and system-centric design environment built from the ground up to accelerate the design of not only programmable logic and I/O but all programmable devices. The Vivado Design Suite 2012.2 is now available at no additional cost to all ISE Design Suite customers who are currently in warranty.

The Vivado Design Suite 2012.2 is the first release in a two-phase rollout. The first phase focuses on accelerating time to implementation from C and RTL. The second phase will include features and methodologies for accelerating time to integration. The second phase of the Vivado Design Suite will be rolled out early next year.

Vivado Design Suite 2012.2 is a highly Integrated Design Environment (IDE). It offers a completely new generation of system-to-IC tools that include High-Level Synthesis, RTL Synthesis with SystemVerilog support, analytical place and route, and an advanced SDC-based timing engine so developers can increase their productivity with a 4x acceleration in design implementation.

The Vivado Design Suite 2012.2 place and route technology accelerates implementation cycles by using analytical techniques to optimize for multiple and concurrent design metrics, such as congestion, total wire length and timing. For complex designs, this results in performance improvements of 15% corresponding to a one speed grade advantage over the ISE Design Suite. The same performance improvement also extends Xilinx’s over competing devices by three speed grades among the mid-range families.

Vivado Design Suite Highlights

  • Port designs easily while meeting application requirements
  • Simpler design entry, faster C-based simulation and verification
  • Accelerated system integration with full design reuse
  • Four times more turns per day, quickly routes more complex designs
  • Comprehensive scalable development kits to jump start designs

More info: Xilinx Vivado Design Suite (pdf)

Related Posts with Thumbnails

Custom Search

FPGA Blog Newsletter
Don't have time to visit FPGA Blog everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:  

If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.