New Actel DSP IP Cores for RTAX-DSP FPGAs

Actel introduced three highly configurable DSP IP cores for the RTAX2000D and RTAX4000D DSP FPGAs. The new cores enable designers to easily create common DSP functions such as filters (FIR, IIR) and transforms (FFT, IFT, DCT). Using a graphical user interface (GUI) embedded in Actel’s Libero Integrated Design Environment (IDE), the cores are targeted to RTAX-DSP space-flight FPGAs. The cores are available immediately and are included with an Actel Libero IDE Platinum software license, priced at $2495 per seat. Node-locked and floating licenses are available.

Actel’s DSP IP Cores
The three new cores are supported through comprehensive software dialog windows allowing for the quick selection and configuration of multiple common DSP functions.

  • Multiplier
  • Multiplier with Adder or Subtractor
  • Multiplier with Accumulator

The configurable DSP IP cores generate structural netlists in either Verilog or VHDL and can be easily instantiated into a complex RTAX-DSP FPGA design using Actel’s Libero IDE and SmartDesign graphical block system design creation tool. Comprehensive handbooks are available to assist designers in building various DSP functions.

The IP cores take advantage of the embedded mathblocks available in RTAX-DSP devices. Each mathblock contains a fast 18-by-18 bit hardware multiplier, plus a 41-bit internal adder-subtractor and register that can be configured for accumulating multiplier results. The multiplier can be broken into two 9-by-9 multipliers when less precision and more multipliers are needed.

A number of different pipelining options are available, with optional registers on all inputs and outputs. Mathblocks have cascade outputs and inputs so, for common applications like FIR filters, they may be chained for maximum performance, leaving FPGA fabric resources free. RTAX-DSP devices have up to 120 mathblocks, each of which can perform full-precision multiplications at up to 125 MHz and has built-in protection against radiation-induced single event upsets (SEU) and single event transients (SET).

More info: Actel