FPGA Blog - field programmable gate array and structured asic

Share/BookmarkSubscribe

3G, 4G Remote Radio Head Solution by Lattice Semiconductor, Affarii

Posted by Ken Cheung in Reference Design on Monday, October 26, 2009

Lattice Semiconductor and Affarii Technologies have developed a complete 3G/4G-based Remote Radio Head (RRH) solution for wireless infrastructure designers. This is the first time a full RRH solution has been made available using low power, low cost FPGAs that enables low power RRHs to be deployed without sacrificing flexibility or performance. The RRH solution is available for demonstration by arrangement with Affarii. Product evaluation kits and development tools will be available in the first quarter of 2010.

Near antenna logic for MIMO-based RRH systems has traditionally been implemented in high end, premium FPGAs. The high cost and power dissipation of the high end FPGAs has forced vendors to sacrifice design flexibility and attempt expensive ASIC conversions. However, the combination of the low cost, low power LatticeECP3 FPGA and Affarii’s digitalTRX technology provides a RRH solution that includes Digital Up/Down Converter (DUC/DDC), Crest Factor Reduction (CFR), and Digital Pre-Distortion (DPD) functionality. In addition, Lattice provides CPRI/OBSAI and Ethernet technology implemented on the ECP3 FPGA’s low cost 3G SERDES transceivers.

A fully integrated RRH solution is now available, providing baseband processing for up to two transmit and four receive antennas on a single silicon device, with each antenna supporting four carriers and 20MHz of modulation bandwidth. When used with industry-standard Doherty amplifiers, the Digital Predistortion provides up to 30dB of ACLR correction per transmit antenna with PA output efficiencies exceeding 40%. The solution is fully customizable, with end applications including WCDMA, LTE, WiMAX, WiBro, TD-SCDMA and DVB-T/S/H.

The RRH solution is supported by a comprehensive development and test environment that includes GUI-based design simulation, performance analysis, and a production test API with design examples. An in-circuit hardware development platform is also being developed.

More info: Lattice Semiconductor | Affarii Technologies

Related Posts with Thumbnails

Custom Search

FPGA Blog Newsletter
Don't have time to visit FPGA Blog everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:  

If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.