FPGA Blog - field programmable gate array and structured asic

Share/BookmarkSubscribe

Actel Libero IDE 8.5

Posted by Ken Cheung in Tool on Tuesday, December 9, 2008

Actel Corporation (Nasdaq: ACTL) rleased version 8.5 of their Libero(R) Integrated Design Environment (IDE). The suite of software design tools extends support for the recently announced nano versions of IGLOO(R) and ProASIC(R)3 field programmable gate arrays (FPGAs). Libero IDE version 8.5 also introduces support for instantiation and configuration of embedded mathblocks for use in Actel’s new radiation tolerant RTAX-DSP family. The Actel Libero IDE Gold edition is available on Windows free of charge. The Actel Libero IDE 8.5 Platinum edition is available on Windows and Linux platforms for $2495. All editions are one-year renewable licenses.

Libero IDE 8.5 adds design support for 16 distinct IGLOO nano FPGAs in six different package types; and six distinct ProASIC3 nano FPGAs in three different packages. Actel nano FPGAs range from 10 k to 250 k system gates with select package offerings of the 30 k, 60 k, 125 k and 250 k nano devices available for immediate production.

Libero IDE version 8.5 support for RTAX-DSP FPGAs enables DSP development for the first time on the RTAX family with the implementation of an 18 bit x 18 bit mathblock. The mathblock is available in the Libero IDE catalog macro cell library and can easily be implemented with SmartDesign or user HDL. The mathblocks can be managed through Libero’s standard synthesis, simulation, and layout flows. The embedded radiation-tolerant DSP mathblock supports simple signed 18×18 multiply, dual signed 9×9 multiply, multiply plus accumulate and cascaded multiply applications, enabling efficient implementation of DSP structures such as finite impulse response (FIR), infinite impulse response (IIR) digital filters, fast Fourier transforms (FFT) and inverse Fourier transforms (IFT), discrete cosine transforms (DCT), correlators, and digital IF up/down converters.

More info: Actel

Related Posts with Thumbnails
 
FPGA Blog Newsletter
Don't have time to visit FPGA Blog everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:  

If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.