FPGA Blog - field programmable gate array and structured asic

Share/BookmarkSubscribe

Altera Stratix V FPGA Devices Support RLDRAM 3 Memory

Posted by Ken Cheung in FPGA on Monday, July 26, 2010

Altera have optimized their Stratix V FPGA devices to support Micron Technology’s reduced-latency DRAM (RLDRAM 3 memory). The changes made to the Stratix V memory architecture make the memory interface ideal for high performance networking applications. RLDRAM 3 memory is designed to meet the requirements of high-bandwidth networking applications and enable a faster, more efficient transfer of data over the network.

Stratix V FPGAs feature a new memory architecture that delivers the FPGA industry’s highest system performance with low latency and high efficiency. Stratix V FPGAs provide networking equipment manufacturers with a memory interface solution capable of transferring voice, video and data across the Internet quickly and efficiently.

Stratix V FPGAs deliver a high-throughput memory interface to external memory devices such as RLDRAM 3. All of the critical circuits in the device’s read/write path are hardened to simplify timing closure at very high frequencies. To complement Stratix V FPGAs, Altera offers memory controller cores and associated design software that automatically reduces design cycle time when working with external memories.

More information: Altera

Related Posts with Thumbnails

Custom Search

FPGA Blog Newsletter
Don't have time to visit FPGA Blog everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:  

If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.