FPGA Blog - field programmable gate array and structured asic

Share/BookmarkSubscribe

Lattice Semiconductor Debuts Control Development Kit for MachXO2 FPGA

Posted by Ken Cheung in Tool on Wednesday, October 24, 2012

Lattice Semiconductor introduced the Control Development Kit

Lattice Semiconductor introduced the Control Development Kit for the MachXO2 family of ultra-low density FPGA devices. The Control Development Kit simplifies prototyping of systems and demonstrates its use in a wide range of system control applications. The MachXO2 Control Development Kit is available now for $189. All MachXO2 FPGAs are fully production qualified and have been shipping since 2011.

The Lattice Control Development Kit for its MachXO2 enables low cost prototyping of complex system control and video interface designs. The newly included MachXO2-4000HC device features 4320 look up tables (LUTs) of programmable logic and 222 Kbits of on-chip memory, which meet the demands of system control and interface applications in communications, computing, industrial, consumer and medical markets.

Engineers can use the MachXO2 Control Development Kit as a low cost, full featured development platform for system control functions such as power supply sequencing and monitoring, reset distribution and data logging. The kit is ideal for video interface and processing designs with its built-in DVI and 7:1 LVDS (Camera Link) Video input and output connectors. The control kit accommodates complex system requirements for control and interface with a growing number of sensors, actuators and indicators on every board. The programmable logic and on-chip memory of the MachXO2-4000HC device also enables high quality image processing and buffering for low cost video applications.

The kit includes built-in system resources that engineers can use to build realistic system prototypes with both digital and analog control, human interfaces (electret microphone, speaker/headphone, LED) and a wide variety of interfaces to external devices and systems (USB 2.0, microSD, GPIO). Engineers have on-board access to a Lattice Power Manager II POWR1014A analog/digital power-supply monitor and sequence controller, 4 MB SPI Flash and 256MB LPDDR SDRAM memories.

More info: Lattice Semiconductor

Related Posts with Thumbnails

Custom Search

FPGA Blog Newsletter
Don't have time to visit FPGA Blog everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:  

If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.