The LatticeMico32(TM) 32-bit embedded RISC microprocessor, which is an open source, soft IP core optimized for Lattice (NASDAQ: LSCC) FPGAs, now features expanded support in the form of new development tool and peripheral IP support. Core optimization for the new non-volatile LatticeXP2(TM) FPGA family, the industry’s first “true” 90nm FPGA using on-chip Flash technology, is also now available.
LatticeMico32 Microprocessor on the LatticeXP2 FPGA
The LatticeXP2 FPGA combines Flash and SRAM technology on a single 90nm die, enabling unique capabilities such as “instant-on” operation, encrypted design security and flashBAK(TM) block RAM back-up. The LatticeMico32 processor, in combination with the LatticeXP2 devices, provides these benefits to designers:
- Instant Code Execution – By taking advantage of the high-speed configuration of the LatticeXP2 devices (~1ms), the microprocessor can begin code execution almost immediately upon device power-up.
- flashBAK – The previous operating context, both logic configuration as well as RAM contents, is available to the microprocessor at power-up through use of the unique flashBAK feature found in the LatticeXP2 devices. This feature allows the microprocessor to store important information, such as error codes or performance conditions, into non-volatile memory before power down. At power-up the information is automatically reloaded into the microprocessor memory to resume operation.
- Security – Security of design code (both microprocessor software and FPGA hardware) is inherently high because configuration data is stored in on-chip Flash. In addition, LatticeXP2 devices offer other security and protection features, such as 128-bit AES encrypted design bitstream support and a keyed “Lock” feature that protects against accidental or unauthorized device programming.
Additional Peripheral IP Cores
Several new and updated peripheral IP cores are available for use with the LatticeMico32 processor. These user configurable designs include:
- DDR2 SDRAM Controller â€“ Double Data Rate 2 (DDR2) Synchronous Dynamic Random Access Memory (SDRAM) Controller.
- Tri-Speed MAC â€“ Ethernet Media Access Controller operates in Gigabit or Fast Ethernet (10/100 Mbps) modes.
- Single Data Rate (SDR) SDRAM Controller â€“ now available on the LatticeXP2 devices for use with the LatticeMico32 processor.
- SPI Flash ROM â€“ the Serial Peripheral Interface (SPI) Flash memory controller provides an invisible interface between a LatticeMico32 microprocessor and an external, industry-standard SPI Flash chip.
The LatticeMico32 peripherals functions previously announced include Timer, UART, GPIO, DMA controller, and other blocks.
Enhanced Software Development Tool Flow
Lattice’s ispLEVER design tool suite version 7.0 has expanded support for software coding and debug with the addition of new tools to the Integrated Development Environment (IDE). They include:
- Code Trace – a tool that allows a programmer to trace the execution of program source code for debug.
- Standard Make C and C++ Projects – provide support for programmers to create Standard Make projects, in addition to the existing Managed Make, wizard-driven project creation process.
- Small C library – based on the Newlib C library source, Small C focuses on efficient compilation for embedded applications.
The LatticeMico32 System development tools are available now for the LatticeSC(TM), LatticeSCM(TM), LatticeXP(TM), LatticeXP2, LatticeECP2(TM), LatticeECP2M(TM), LatticeECP(TM) and LatticeEC(TM) FPGA families. Lattice’s Standard LatticeXP2 development board can be used for LatticeMico32 development and is priced at $695. The ispLEVER design tool kit for Windows(R) is priced at $895.