SPAUI-based Networking Solutions
Lattice Semiconductor (NASDAQ: LSCC) and Dune Networks will develop and market SPAUI-based networking solutions. LatticeSCM(TM) FPGAs provide an optimized programmable platform to bridge switch fabrics and traffic managers by utilizing hardened Ethernet and SPI4.2 blocks implemented via exclusive Masked Array for Cost Optimization (MACO(TM)) technology. Dune Networks' FAP traffic managers provide ingress and egress programmable traffic management solutions that address the requirements of the MEF, IETF DiffServ, and DSL Forum TR-059/TR-101.
SPAUI is a serial interface based on the 10GbE XAUI and SPI4.2 standards. By combining the benefits of both into one comprehensive standard, SPAUI enables system designers to take advantage of the ubiquity of XAUI as a physical layer as well as the multi-channel QoS and flow control mechanisms of SPI4.2. SPAUI is also designed to support aggregate rates of higher speeds. SPAUI is one of the interface options of Dune Networks' SAND chipset.
When implemented in a LatticeSCM-15E FPGA in a 256 fine pitch Ball Grid Array (fpBGA) package, the Lattice XAUI to SPI4.2 bridging solution requires only a 17mm x 17mm space on the printed circuit board while consuming only 2.5 watts of power, which is substantially less than competitive devices.
SPAUI, an interface based on the XAUI industry standard, incorporates several extensions that provide 10Gbps applications with speedup (for packet headers, full rate 12GE), channelization, packet interleaving and refined flow control. SPAUI is implementation-friendly, backward compatible to standard XAUI and ideal for dense 10GE and higher speed Ethernet solutions. The SPAUI memorandum is available upon request from Dune Networks at no cost.
More info:
Lattice, Dune Networks Team on SPAUI-based Networking Solutions
Lattice Semiconductor
Dune Networks
If you found this page useful, bookmark and share it on:
Possibly of Interest
- SPAUI Code for Altera Stratix II GX FPGA
- Lattice XAUI / HiGig / HiGig+ to SPI4.2 Fabric Interface Chip
- Ethernity ENET4000 FPGA Access Flow Processor
- Wintegra UFE3 Universal Front End IP Core
- Virtex-5 FPGA Solution for XAUI Communications Protocol
If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.
