FPGA Blog - field programmable gate array and structured asic

Share/BookmarkSubscribe

K-micro FPGA Board for CatsEye Platform

Posted by Ken Cheung in Tool on Monday, March 16, 2009

To speed up the hardware and software development time of complex ASIC designs, K-micro introduced FPGA boards for the CatsEye development systems. The FPGA board enables CatsEye developers to readily add logic to CatsEye chips. As a result, developers can fully integrate and test their IP in the CatsEye platform before releasing the design to fabrication. The FPGA Development boards include a Xilinx Virtex-4 XC4VLX200 and a K-micro PCI Express PIPE PHY chip, plus a variety of interfaces.

The CatsEye chip is an advanced SoC that contains a complete CPU subsystem with two MIPS32(R) 24Kf cores, two 10/100/1000 Mbit Ethernet MACs, security processor, memory controllers and host of other peripherals that are required for SoC developments. The FPGA board connects to the CatsEye Development system board via a high speed OCP inter-board connection. By using standard tools, developers can easily add their logic to the FPGA and simulate their complete chip. If more gates are needed, an additional FPGA board can be stacked on top of the first board.

More info: K-micro CatsEye

Related Posts with Thumbnails
 
FPGA Blog Newsletter
Don't have time to visit FPGA Blog everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:  

If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.