FPGA Blog - field programmable gate array and structured asic

Share/BookmarkSubscribe

Sarance FPGA IIPC for Netronome NFP-32xx Network Flow Processors

Posted by Ken Cheung in IP Core on Wednesday, May 27, 2009

Sarance Technologies introduced a NFP compatible FPGA IIPC product for Netronome’s NFP-32xx family of Network Flow Processors. The solution uses Sarance’s Interlaken IP Core (IIPC) products for Field Programmable Gate Arrays (FPGAs) and provides a risk free solution for system developers using the NFP. An FPGA based IIPC compatible with the NXP is available as a soft core for Virtex-5 LXT, FXT and TXT FPGAs. The IIPC is also available for ASIC implementations. It has been implemented and validated in 65nm and 40nm process technologies. The IP is delivered as a netlist targeted for the specific FPGA architecture, or as RTL code that can be implemented in any ASIC process technology.

More information: Sarance Technologies

Related Posts with Thumbnails

Custom Search

FPGA Blog Newsletter
Don't have time to visit FPGA Blog everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:  

If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.