Xilinx at Nuclear and Space Radiation Effects Conference

Posted by Ken Cheung in Event on Thursday, July 10, 2008

Xilinx, Inc. (Nasdaq: XLNX) will showcase its space enabling solutions at the IEEE Nuclear and Space Radiation Effects Conference (NSREC). The vent will take place July 14-18, 2008 in Tucson, Arizona. NSREC is an annual meeting of engineers and scientists presents the latest techniques for enhancing the performance of microelectronic devices and circuits that are used in radiation environments.

Xilinx will demonstrate and present the following at NSREC:

Fault-Injection Upset Simulator
Demonstration of a beam upset simulator based on fault injection and uses the same hardware as in-beam testing. The system, developed by the Radiation Test Consortium (XRTC), leverages the reconfigurability of Xilinx FPGAs and is capable of injecting simulated upsets at a rate of over 3 million per minute while verifying design functionality.

An Automated Approach to Estimating Hardness Assurance Issues in Triple-Modular Redundancy Circuits in Xilinx FPGAs
Heather Quinn, Paul Graham, Los Alamos National Laboratory
Tuesday, July 15
Session C-2, 3:40 p.m.

Xilinx Virtex-5 Field Programmable Gate Array Dose Rate Upset Investigations
Alonzo Vera, Daniel Llamocca, University of New Mexico; Joe Fabula, Xilinx; William Kemp, SES Consultants; Walter Shedd, David Alexander, Air Force Research Lab
Thursday, July 17
Session W-16, 2:30 - 4:30 p.m.

Static Upset Characteristics of the 90 nm Virtex-4QV FPGAs
Gary M. Swift, Carl Carmichael, Chen Wei Tseng, Greg Miller, Xilinx, Inc.; Gregory R. Allen, JPL; Jeffrey S. George, The Aerospace Corporation
Thursday, July 17
Session W-18, 2:30 - 4:30 p.m.

Neutron Soft Errors in Xilinx FPGAs at Lawrence Berkeley National Laboratory
Jeffrey George, Rocky Koga, The Aerospace Corporation; Margaret A. McMahan, Lawrence Berkeley National Laboratory
Thursday, July 17
Session W-21, 2:30 - 4:30 p.m.

Upset-Induced Failure Signatures, Recovery Methods, and Mitigation Techniques in a High-Speed Serial Data Link for Space Applications
Keith Morgan, Michael Caffrey, Mark Dunham, Paul Graham, Heather Quinn, LANL; Carl Carmichael, Tony Duong, Austin Lesea, Greg Miller, Gary Swift, Chen Wei Tseng, Yiding Wu, Xilinx; Roberto Monreal, SEAKR; Greg Allen, JPL
Thursday, July 17
Session PF-9

More info: NSREC | Xilinx Aerospace and Defense

If you found this page useful, bookmark and share it on:

Possibly of Interest

 
FPGA Blog Newsletter
Don't have time to visit FPGA Blog everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:   

If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.