Lattice Semiconductor Joins HyperTransport Technology Consortium

Posted by Ken Cheung in FPGA-based Product on Thursday, September 6, 2007

Lattice Semiconductor (NASDAQ: LSCC) has joined the HyperTransport Technology Consortium. Lattice offers the industry's fastest implementation of HyperTransport technology in FPGA platforms. Lattice will offer the HyperTransport I/O as part of its Masked Array for Cost Optimization (MACO(TM)) structured ASIC technology, and has characterized the HyperTransport I/O link to operate at rates up to 1.6 Gbps. HyperTransport technology, combined with Lattice's own high-speed SERDES, high-performance fabric and industry-leading embedded ASIC technology, gives designers a powerful platform for satisfying their high-performance bridging and coprocessing needs.

More info:
Lattice Joins HyperTransport Consortium
HyperTransport Technology Consortium
Lattice Semiconductor

If you found this page useful, bookmark and share it on:

Possibly of Interest

 
FPGA Blog Newsletter
Don't have time to visit FPGA Blog everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:   

If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.