MathStar Selects Sagantec SiClone
MathStar used Sagantec tools to port and optimize its high-performance Field Programmable Object Arrays (FPOAs) that perform at clock rates up to 1 GHz. With Sagantec's SiClone, MathStar was able to automate the migration of their proven 0.13um physical design and significantly shortened its new 90nm technology implementation. Sagantec's tools provide a quick path to foundry independence and technology-node upgrades without the need to totally redesign circuits. This new implementation was optimized for the new process technology and successfully verified.
More info: MathStar, Inc. | Sagantec
If you found this page useful, bookmark and share it on:
Possibly of Interest
- MathStar High Definition MPEG-2 Encoder IP Core for Arrix FPOA
- MathStar MPEG-2 Encoder IP Core
- Xilinx 400 Mbps DDR2 SDRAM Interface Reference Design
- Precision Synthesis, Xilinx SmartGuide Combo
- Temento Pay-per-use FPGA Debug Tool
If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.
