FPGA Blog - field programmable gate array and structured asic

home : : contact : : eda news : : embedded : : eda blog : : free journals : : jobs
Share/BookmarkSubscribe

MathStar Selects Sagantec SiClone

Posted by Ken Cheung in Tool on Tuesday, January 8, 2008
»
«

MathStar used Sagantec tools to port and optimize its high-performance Field Programmable Object Arrays (FPOAs) that perform at clock rates up to 1 GHz. With Sagantec’s SiClone, MathStar was able to automate the migration of their proven 0.13um physical design and significantly shortened its new 90nm technology implementation. Sagantec’s tools provide a quick path to foundry independence and technology-node upgrades without the need to totally redesign circuits. This new implementation was optimized for the new process technology and successfully verified.

More info: MathStar, Inc. | Sagantec

Related Posts with Thumbnails

Custom Search

FPGA Blog Newsletter
Don't have time to visit FPGA Blog everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:  

If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.