Xilinx ISE Design Suite 13.3 Supports Full Custom Precision Floating-Point

Xilinx released version 13.3 of their ISE Design Suite for DSP designers. The latest version of the tool makes it easier to implement bit-accurate single, double and full custom precision floating-point math operations in designs for wireless, medical, aerospace and defense, high-performance computing and video applications. ISE Design Suite 13 is available now for all ISE Editions. Prices start at $2,995 for the Logic Edition.

ISE Design Suite 13.3 supports Red Hat Enterprise Linux 6. The tool includes productivity enhancements for Logic, Embedded and System Edition users. All editions include enhancements to Plug-and-Play IP and device support for 7 series devices. Embedded and System Editions feature Platform Studio ease-of-use enhancements including a new Graphical Design View. Logic Edition offers productivity enhancement to the PlanAhead design analysis tool, including a graphical hierarchy viewer for HDL files.

Xilinx ISE Design Suite 13.3 leverages the Xilinx Floating-Point Operator IP LogiCORE. The combination of single, double and full custom precision floating-point with System Generator for DSP, helps DSP designers to easily create, simulate and implement floating-point designs. In addition, engineers will have more control over the silicon area and power required by their systems.

The Xilinx Floating-Point Operator core enables a range of floating-point arithmetic operations that can be performed in an FPGA. The operation is specified when the core is generated through the CORE Generator tool and now System Generator, and each operation variant has a common AXI-4 streaming interface. Previously, it was possible to implement a floating-point design in a Xilinx FPGA leveraging the full custom precision floating-point IP available in CORE Generator. However, the design flow required an understanding of VHDL or Verilog and simulation could be challenging for DSP developers. With Xilinx ISE Design Suite 13.3, designers can now realize their systems from a higher level of abstraction and by leveraging the simulation capabilities in The MathWorks’ Simulink tool enable the confidence that their design meets their fidelity requirements.

More info: Xilinx