FPGA Blog - field programmable gate array and structured asic

EVE DW-FPGA for FPGA Synthesis

DW-FPGA, from EVE, is a DesignWare® foundation library for use with field programmable gate array (FPGA) synthesis software. DW-FPGA offers register transfer level (RTL) source code for the most commonly used DesignWare Foundation Library intellectual property (IP) components from Synopsys Inc. DW-FPGA supports XST® from Xilinx, Quartus® from Altera, Synplicity's SynplifyPro® and Precision[tm] from Mentor Graphics Corporation, along with languages Verilog, VHDL and SystemVerilog. It can be used with or without EVE's ZeBu and for simulation, emulation, prototyping and FPGA designs. DW-FPGA is priced at $5,000 for a one-year, time-based license provided as a site license.

Features

• Supports most DesignWare® Foundation Library models
• Compatible with Synplify® Pro and Xilinx ISE[TM] XST synthesizers
• Compatible with all FPGA Prototype boards, commercial or custom
• Verilog and VHDL source code provided
• Unlimited usage covered under one source license

When implementing an application specific integrated circuit (ASIC) design on an FPGA or an FPGA prototyping board, the original ASIC design often uses DesignWare Foundation components not readily available for an FPGA implementation. With DW-FPGA, whenever ASIC-based RTL code references a DesignWare component of the foundation library, the synthesis tool automatically uses the synthesizable definition contained in the provided source code to infer an optimized FPGA description. DW-FPGA includes typical DesignWare functions, including adders, subtracters, multipliers, dividers, cosines and squareroot.

More info: EVE

If you found this page useful, bookmark and share it on:

del.icio.usdiggyahoofurlredditnewsvinespurlblinksimpyblogmarks

Possibly of Interest

• OptNgn libhdlfltp Floating Point VHDL Library
• Precision Synthesis, Simulink HDL Coder Work Flow
• Aldec Riviera-PRO 2008.02
• Aldec Riviera-PRO 2008.06 for Multi-million Gate ASIC, FPGA Designs
• Precision Synthesis Supports Altera Arria GX FPGA

If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.