FPGA Blog - field programmable gate array and structured asic

Share/BookmarkSubscribe

Xilinx PCI Express x8 Gen3 Solution Features Virtex-7 FPGA Integrated Block

Posted by Ken Cheung in Reference Design on Wednesday, June 27, 2012

Xilinx's solution for designs using the Virtex-7 FPGA integrated block for PCI Express x8 Gen3 with DDR external memory provides developers with all the building blocks needed to get started on PCI Express Gen3-based designs

Xilinx have created PCI Express x8 Gen3-based designs. The solution features the Virtex-7 field programmable gate array integrated block. All the elements needed for PCI Express x8 Gen3-based designs are now available, including the Virtex-7 X690T FPGA with an integrated PCI express block, ISE Design Suite 14.1 software tool support, a DMA engine provided by third-party Xilinx Alliance Program members, and a 1866 Mb/s DDR3 external memory interface.

The Xilinx solution for designs using the Virtex-7 FPGA integrated block for PCI Express x8 Gen3 with DDR3 external memory provides developers with all the building blocks needed to get started on PCI Express Gen3-based designs immediately. The Xilinx integrated blocks for the PCI Express Gen3 standard along with support for 1866 Mb/s high speed memory interfaces in mid-speed grade devices enable engineers to design systems that meet high system bandwidth requirements needed in communications, storage, and server applications.

The new solution offers a 40% performance advantage compared to other memory solutions. Xilinx improves productivity by offering maximum memory data rates in their mid-speed grade devices as well as built-in capabilities in its Virtex-7 XT devices for single-root I/O virtualization and multi-function end points to address the emerging needs in Data Center and cloud computing.

Virtex-7 XT and HT FPGAs are the first generation of Xilinx All Programmable devices that integrate hard IP cores for the PCI Express Gen3 standard. Both Kintex-7 and Virtex-7 FPGAs feature 1866 Mb/s DDR3 external memory interfaces to further bolster the PCI Express system throughput.

More info: Xilinx, Inc.

Related Posts with Thumbnails

Custom Search

FPGA Blog Newsletter
Don't have time to visit FPGA Blog everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:  

If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.