Aldec ALINT 2008.06
ALINT 2008.06, from Aldec, compares Verilog source code against 195 design rules based on STARC 2006. ALINT gives engineers instant feedback on structural, coding and consistency problems early in the design verification cycle. New enhancements to ALINT 2008.06 include the addition of 15 new STARC rules, a new GUI including an advanced violation viewer, configuration manager and dedicated Clock Domain Crossing (CDC) rule-sets. ALINT is available today and includes the Violation Viewer, Configuration Manager, HDL Editor, 195 STARC based design rules and lint engine.
ALINT 2008.06 includes new optimization of expressions for synthesis emulation, such as Boolean, arithmetic and RTL expression optimizations. In addition, new support for netlists, including vector output for block and chip level netlists and additional modeling extensions, have been added.
Features
Optimization of Clock Domain Crossing (CDC)
ALINT offers a comprehensive solution for clock and reset analysis, detecting potential clock domain crossing (CDC) issues. Combinational logic between asynchronous clock domains can lead to metastable conditions, and metastable conditions lead to circuit malfunctioning. ALINT detects whether or not the designer located combinational logic between asynchronous clock domains. Clock violations can be detected early in the verification process, aiding with clock line balancing, timing analysis and correct clock data.Advanced Violation Viewer
ALINT includes a standalone application, the Violation Viewer, which enables engineers to view all violations that occur in source code and cross-probe to any HDL editor. Double-clicking on any violation reported in the violation viewer cross-probes directly to the line of Verilog source code that caused the violation. All violations are sorted by their type — files, modules, rule-sets, or rules — and are printable. Rules and rule descriptions are displayed in association with each violation. A summary of all violations can be viewed within the violation viewer at all times.Configuration Management
A flexible rule configuration mechanism, the Configuration Manager, enables engineers to use existing pre-defined rule-sets and policies, or to create custom rule-sets by using the "Add Custom Rule-Set" feature, selecting or de-selecting rules from the master list of 195 STARC based design rules. Rules can be combined together in different ways by simple drag and drop within the configuration manager to form rule-sets and policies that are treated by ALINT as a single object. The rule, rule description, rule-set and policy properties can be easily configured, providing additional flexibility in design analysis.
More info: Aldec ALINT
If you found this page useful, bookmark and share it on:
Possibly of Interest
- Aldec ALINT Verilog Linting Engine
- Aldec Riviera-PRO 2008.10 HDL Design Simulator for FPGA Designs
- Aldec Riviera-PRO 2008.06 for Multi-million Gate ASIC, FPGA Designs
- Aldec Active-HDL 7.3
- CHIPit Iridium Prototyping Suite
If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.
