CebaTech CebaIP PlatformT for ASICs, FPGAs
CebaTech's CebaIP PlatformT is a modular platform for integrating IP cores into application-specific integrated circuits (ASICs) or field-programmable gate arrays (FPGAs). The platform is a protocol-complete hardware and software framework for developing end-to-end data and storage networking solutions. Using the CebaIP Platform's integrated advanced direct memory access (DMA) controller with the OpenBSD software driver, designers are able to rapidly achieve complete data networking and storage product solutions.
The CebaIP Platform enables modular protocol-level connectivity between the media access controller (MAC) layer and host application layer interface. With supported data rates ranging from 1 Gb/s to 10 Gb/s, customers can choose from various platform configurations to meet the needs of their specific data and storage networking products. Implementation is supported for both ASICs and FPGAs.
Platform configurations initially supported by the CebaIP Platform includes GZIP-based compression and decompression with optional advanced encryption standard (AES) support. A second configuration includes partial TCP/IP offload with optional link aggregation, VLAN, and large send offload (LSO) support. Both configurations are available with the CebaIP Platform advanced descriptor-based DMA controller and OpenBSD reference software driver.
GZIP-based compression and decompression is available now for initial customer engagements, with general availability in late second quarter of 2007. The partial TCP/IP offload configuration will be available in the third quarter of 2007. Future configurations-including full TCP/IP offload, Internet protocol security (IPSec), iSCSI initiator and target, RDMA, and advanced rule-based filtering-will be released in late 2007 and early 2008.
More info:
» CebaTech Introduces CebaIP PlatformT for ASICs, FPGAs
» CebaIP Platform
If you found this page useful, bookmark and share it on:
Possibly of Interest
- Cebatech GZIP CebaIP Cores
- Time-Triggered Protocol IP for Altera's Cyclone FPGAs
- AKA LCD Controller IP
- PCI Express Solutions for Virtex-5 LXT FPGAs
- Ampex Selects DapTechnology FireLink 1394b Link Layer Controller IP Core
If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.
