FPGA Blog - field programmable gate array and structured asic

Share/BookmarkSubscribe
'Tool' Category Archive

Zynq-7000 EPP Extensible Virtual Platform

Posted by Ken Cheung in Tool on Thursday, October 27, 2011

Xilinx and Cadence Design Systems have developed an extensible virtual platform for Zynq-7000 Extensible Processing Platform (EPP) based systems. The virtual platform enables system design, software development, and testing prior to hardware availability. The Cadence/Xilinx solution can map the Zynq-7000 family’s extensibility without the need for any hardware other than a workstation. Early access to [...]

Imperas and OVP Model for Xilinx MicroBlaze Soft Processor Core

Posted by Ken Cheung in Tool on Monday, October 24, 2011

Imperas has developed a model of the Xilinx MicroBlaze soft processor core. With the help of Xilinx, Imperas successfully verified the OVP Fast Processor Model of the MicroBlaze. The OVP Fast Processor Model of the MicroBlaze soft processor core will be fully released by the end of year. The OVP Fast Processor Model and example [...]

Lattice IspLEVER Classic v1.5 Design Tool Suite

Posted by Ken Cheung in Tool on Monday, October 17, 2011

Lattice Semiconductor rolled out version 1.5 of their ispLEVER Classic design tool suite. The ispLEVER Classic 1.5 design software suite supports ispMACH 4000ZE CPLD family; GAL and ispGAL Simple PLDs (SPLDs); ispLSI, MACH, ispMACH and ispXPLD Complex PLDs (CPLDs); ORCA, FPSC and ispXPGA Field Programmable Gate Arrays (FPGAs); and ispGDX/ispGDX2 crosspoint devices. Lattice ispLEVER Classic [...]

White Paper: FPGA-Controlled Test (FCT): What it is and why it is needed

Posted by Ken Cheung in Tool on Friday, October 14, 2011

ASSET InterTech published a white paper about a new method for validating, testing and debugging circuit boards by embedding a board-tester-in-a-chip. The title of the technical article is: FPGA-Controlled Test (FCT): What it is and why it is needed. The paper describes a method call FPGA-controlled test (FCT). FCT involves the automatic insertion of multiple [...]

MoSys Bandwidth Engine FPGA Companion Kit and Characterization Kit

Posted by Ken Cheung in Tool on Thursday, October 13, 2011

MoSys rolled out their Bandwidth Engine FPGA Companion Kit and Characterization Kit. The Bandwidth Engine development kits enable system designers to evaluate Bandwidth Engine ICs and develop products on fully-functional hardware platforms.

Altera SoC FPGA Virtual Target

Posted by Ken Cheung in Tool on Wednesday, October 12, 2011

Altera introduced the SoC FPGA Virtual Target. It is a PC-based functional simulation of the Altera SoC FPGA development board. The SoC FPGA Virtual Target is the industry’s first virtual target designed to enable immediate device-specific embedded software development targeting Altera’s newly announced SoC FPGA devices. The Altera SoC FPGA Virtual Target can be ordered [...]

Xilinx Pocket Power Estimator App for iPad and iPhone Devices

Posted by Ken Cheung in Tool on Thursday, September 29, 2011

Xilinx announced their new Pocket Power Estimator (PPE) app. The application is a high-level power estimation application that enables designers to quickly perform what-if power analyses based on specific design scenarios. The app for Apple iPad and iPhone devices helps designers to see how Xilinx’s 28nm 7 series Field Programmable Gate Arrays (FPGA) platforms compare [...]

Synplify Pro and Synplify Premier FPGA Synthesis Tools, 2011.09 Release

Posted by Ken Cheung in Tool on Tuesday, September 27, 2011

Synopsys rolled out the 2011.09 software release of Synplify Pro and Synplify Premier FPGA synthesis tools. The latest version enables engineers to build higher reliability into FPGA designs through a new feature that provides automated creation and preservation of error-correction logic, including safe finite-state machines (FSMs). The 2011.09 release of the Synplify Pro and Synplify [...]

ASSET InterTech ScanWorks FPGA-Controlled Test

Posted by Ken Cheung in Tool on Tuesday, September 20, 2011

ASSET InterTech announced their new ScanWorks FPGA-Controlled Test (FCT). With ScanWorks FCT, embedded instruments engineers can select the instruments they need, set their parameters and insert them into a field programmable gate array to function as a circuit board tester. Once inserted, ScanWorks FCT operates the board-tester-in-a-chip from a drag-and-drop user interface for validation, testing [...]

Altera Arria V Early Power Estimator Tool

Posted by Ken Cheung in Tool on Tuesday, September 13, 2011

Altera introduced their Arria V PowerPlay Early Power Estimator (EPE) tool. As the name implies, Arria V EPE enables designers to accurately evaluate the power consumption savings that can be achieved using Arria V FPGA devices. Arria V FPGAs offer the lowest total power for midrange applications with an optimized balance between power, performance and [...]

« Newer Posts || Older Posts »

Custom Search

FPGA Blog Newsletter
Don't have time to visit FPGA Blog everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:  

If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.