FPGA Blog - field programmable gate array and structured asic

Share/BookmarkSubscribe
'Tool' Category Archive

Xilinx Spartan-6 LX16 Evaluation Kit

Posted by Ken Cheung in Tool on Thursday, September 2, 2010

At the heart of the Xilinx Spartan-6 LX16 FPGA Evaluation Board is a Cypress PSoC 3 programmable system-on-chip. The PSoC 3 device integrates precision analog sensing, system management and user interface functions. The PSoC 3 device performs power management, CapSense touch-sensing, USB/UART/SPI connectivity and configuration of the Field Programmable Gate Array (FPGA) directly on the [...]

Impulse C to FPGA Toolset for Stone Ridge RDX-11 FPGA Board and Kit

Posted by Ken Cheung in Tool on Wednesday, September 1, 2010

Stone Ridge Technology and Impulse Accelerated Technologies teamed together to integrate Impulse C to FPGA toolset with Stone Ridge’s RDX-11 FPGA board and development kit. The integration enables software developers to write HLL (high level language) algorithms that rapidly compile to optimized RTL (run time language). Developers can purchase Impulse C or Stone Ridge boards [...]

Lattice ispLEVER Classic 1.4 Design Tool Suite

Posted by Ken Cheung in Tool on Monday, August 16, 2010

Lattice Semiconductor launched ispLEVER Classic design tool suite, version 1.4. The upgraded ispLEVER Classic features Synopsys Synplify Pro with the HDL Analyst feature set, and an improved ispMACH 4000ZE CPLD fitter with improved power optimization. Classic 1.4 software is compatible with Windows XP/Vista/7 and operates as a 32-bit application. The ispLEVER Classic 1.4 tool suite [...]

InPA Systems Develops Active Debug Technology for Rapid Prototyping

Posted by Ken Cheung in Tool on Monday, August 16, 2010

InPA Systems, Inc. is officially being launched today. The company was formed to develop and market FPGA-based rapid prototyping technology to engineers. The company integrates RTL simulation, hardware and software debug environments, provides an Active Debug methodology and enables full visibility into the multi-FPGA prototype to compress the time it takes to debug SoC designs. [...]

Actel Libero IDE Supports Windows 7

Posted by Ken Cheung in Tool on Thursday, August 12, 2010

Actel recently releases Service Pack 2 for the Libero Integrated Design Environment (IDE) v9.0. The new release features support for Windows 7. The latest release of the software toolset also include features for SmartFusion intelligent mixed signal FPGAs and RTAX-DSP FPGAs. The newest release of Libero IDE offers FPGA designers ease-of-use, design performance improvement, and [...]

Synopsys Synplify and Synplify Pro Synthesis Tools for Lattice

Posted by Ken Cheung in Tool on Wednesday, August 11, 2010

Synopsys and Lattice Semiconductor have agreed to a multi-year extension to their agreement. Under the terms of the OEM agreement, Lattice Semiconductor will provide specific versions of Synopsys’ Synplify Pro and Synplify software as part of its programmable logic design environments (including the Lattice Diamond FPGA design platform). The logic synthesis partnership will benefit designers [...]

SynaptiCAD Upgrades WaveFormer Lite

Posted by Ken Cheung in Tool on Tuesday, August 10, 2010

SynaptiCAD rolled out an upgraded version of WaveFormer Lite. WaveFormer Lite is an entry level tool that can generate VHDL and Verilog stimulus-based test benches for the Actel Libero design software and other FPGA/ASIC vendor flows without requiring any special runtime engines. WaveFormer Lite fits seamlessly into Actel’s design environment, automatically extracting signal information from [...]

Analog Devices Mixed Signal Digital Pre-Distortion Development Board

Posted by Ken Cheung in Tool on Wednesday, July 28, 2010

Analog Devices (ADI) and Xilinx announced the MS-DPD (mixed-signal, digital pre-distortion) development platform. MS-DPD helps multi-carrier cellular base station manufacturers reduce engineering resources and improve time to market. Xilinx’s Virtex-6 FPGA ML605 (field-programmable gate array) Evaluation Kit connects to the MS-DPD board through an industry-standard VITA-57 FMC connector. Using this system, the FPGA can be [...]

Actel FlashPro4 Programmer for IGLOO, ProASIC3, SmartFusion, Fusion FPGA

Posted by Ken Cheung in Tool on Tuesday, July 27, 2010

Actel introduced FlashPro4 hardware programmer for IGLOO series and ProASIC3 series (including RT ProASIC3), SmartFusion and Fusion flash FPGA families. FlashPro4 also supports FPGA embedded software program and debug managed by Actel’s SoftConsole Integrated Design Environment (IDE) for embedded processors. Actel’s FlashPro4 programmer is now available for US $49. The kit includes a USB cable, [...]

Xilinx ISE Design Suite 12.2 and Partial Reconfiguration FPGA Flow

Posted by Ken Cheung in Tool on Tuesday, July 27, 2010

Xilinx introduced ISE Design Suite 12.2 and the fourth generation partial reconfiguration design flow. ISE Design Suite 12.2 features lower power consumption, reduced overall system costs, and a low-cost simulation solution for the embedded design flow. ISE Design Suite 12.2 is now available for all ISE Editions with list prices starting at $2,995 for the [...]

Older Posts »

 
FPGA Blog Newsletter
Don't have time to visit FPGA Blog everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:  

If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.