FPGA Blog - field programmable gate array and structured asic

Share/BookmarkSubscribe
'Reference Design' Category Archive

Lattice HDR-60 Video Camera Development Kit

Posted by Ken Cheung in Reference Design on Tuesday, February 22, 2011

Lattice Semiconductor launched their HDR-60 Video Camera Development Kit, which is a production-ready High Definition (HD) video camera development system based on the LatticeECP3 FPGA family. The HDR-60 kit helps camera manufacturers jump start their FPGA-based high definition camera programs. The kit features Aptina 720p HDR sensor, on-board DDR2 memory, two USB ports, RJ45 Ethernet [...]

Xilinx PROFINET, Motor Control, GigE Vision Targeted Design Platforms

Posted by Ken Cheung in Reference Design on Tuesday, November 23, 2010

Xilinx introduced three new industrial Targeted Design Platforms: (1) PROFINET, (2) Motor Control, and (3) GigE Vision. The new platforms are based on the low-cost Spartan-6 FPGA family. The design platforms help engineers increase performance and reduce time to market for PROFINET real time networking, advanced motor control, and GigE Vision industrial imaging applications. The [...]

GCC C-Compiler and Linker Support LatticeMico8 Microcontroller

Posted by Ken Cheung in IP Core,Reference Design,Tool on Monday, October 11, 2010

Lattice Semiconductor and Beyond Semiconductor teamed together on the LatticeMico8 development tools. The GNU software development tools include a LatticeMico8 port of version 4.4.3 of the GNU Compiler Collection (GCC) and version 2.18 of GNU Binary Utilities (binutils – assembler, linker, etc). The tool suite for the LatticeMico8 soft processor is available now.

FPGA Reference Designs for HDMI, DVI, LVDS Video Display Interfaces

Posted by Ken Cheung in Reference Design on Monday, September 27, 2010

Lattice Semiconductor introduced reference designs for High-Definition Multimedia Interface (HDMI 1.3a), Digital Visual Interface (DVI), and 7:1 LVDS Interface. The free reference designs are based on LatticeECP3 FPGA devices, but some of the designs can also be ported to the LatticeECP2M and LatticeXP2 FPGA families. The FPGA-based video display interfaces help designers to quickly implement [...]

Actel SmartFusion Motor Control Development Kit

Posted by Ken Cheung in Reference Design on Tuesday, September 21, 2010

Actel rolled out SmartFusion intelligent mixed signal FPGA reference designs for motor control applications. The reference designs are implemented in a single A2F500 SmartFusion device controlling up to four axes of permanent magnet synchronous motors (PMSMs) simultaneously using the Field Oriented Control (FOC) algorithm. The reference design package includes an example of FOC implementation using [...]

Altera Single-Chip 4K Format Conversion Reference Design

Posted by Ken Cheung in Reference Design on Wednesday, September 8, 2010

At IBC2010, Altera will demonstrate the first single-chip 4K, format conversion reference design with integrated serial digital interface (SDI). The 4K format conversion reference design will available to customers in the fourth quarter of this year. The Stratix IV GX A/V Kit is available now. Additional Altera demonstrations at IBC2010 include: A/V development kits packaged [...]

1300mW per Antenna Remote Radio Head Solution with LatticeECP3-150 FPGA

Posted by Ken Cheung in Reference Design on Tuesday, June 29, 2010

Lattice Semiconductor and Affarii Technologies teamed together to create a Remote Radio Head (RRH) solution at 1300mW per antenna. The integration of all RRH processing has been achieved on a single LatticeECP3-150 FPGA device. The single chip solution supports 2×2 MIMO configurations for WCDMA, LTE and WiMAX applications and is part of an overall RRH [...]

Altera High Definition WDR Video Surveillance Camera Reference Design

Posted by Ken Cheung in Reference Design on Wednesday, June 23, 2010

Altera introduced a high-definition (HD), intellectual property (IP) reference design for surveillance cameras on a single FPGA. The reference design features Altera’s Cyclone III or Cyclone IV FPGAs and IP from Eyelytics and Apical supporting AltaSens’ 1080p60 A3372E3-4T and Aptina’s 720p60 MT9M033 HD Wide Dynamic Range (WDR) CMOS image sensors. The solution reduces board space, [...]

Actel Mixed Signal Power Manager Solution for SmartFusion FPGA

Posted by Ken Cheung in Reference Design on Tuesday, June 22, 2010

Actel introduced their Mixed Signal Power Manager (MPM) Solution for the SmartFusion intelligent mixed signal FPGAs. The power management solution includes a complete reference design with graphical configurator to enter power sequencing and trimming requirements. The design is targeted to the MPM Daughter Card, which can be used with either the SmartFusion Evaluation Kit or [...]

Xilinx Spartan-6 PCIe I/O Reference Design

Posted by Ken Cheung in Reference Design on Tuesday, June 15, 2010

Avnet Electronics Marketing Americas introduced the Xilinx Spartan-6 FPGA PCIe I/O Reference Design for embedded applications. The reference design includes a complete set of software drivers connecting Kontron’s nanoETXexpress-SP module (features the Intel Atom Z510 processor, 1.1 GHz) with the Xilinx Spartan-6 SP605 development board via the PCI Express bus. The evaluation carrier board also [...]

« Newer Posts || Older Posts »

Custom Search

FPGA Blog Newsletter
Don't have time to visit FPGA Blog everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:  

If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.