<?xml version="1.0" encoding="UTF-8"?>
<rss version="2.0"
	xmlns:content="http://purl.org/rss/1.0/modules/content/"
	xmlns:wfw="http://wellformedweb.org/CommentAPI/"
	xmlns:dc="http://purl.org/dc/elements/1.1/"
	xmlns:atom="http://www.w3.org/2005/Atom"
	xmlns:sy="http://purl.org/rss/1.0/modules/syndication/"
	xmlns:slash="http://purl.org/rss/1.0/modules/slash/"
	>

<channel>
	<title>FPGA Blog &#187; Reference Design</title>
	<atom:link href="http://fpgablog.com/posts/category/reference-design/feed/" rel="self" type="application/rss+xml" />
	<link>http://fpgablog.com</link>
	<description>FPGA (field programmable gate array) and structured ASIC information</description>
	<lastBuildDate>Thu, 09 Feb 2012 18:23:16 +0000</lastBuildDate>
	<language>en</language>
	<sy:updatePeriod>hourly</sy:updatePeriod>
	<sy:updateFrequency>1</sy:updateFrequency>
	<generator>http://wordpress.org/?v=3.3</generator>
		<item>
		<title>Lattice Semiconductor, Aptina Team on Dual Image Sensor Stereo Camera Reference Design</title>
		<link>http://fpgablog.com/posts/hispi-machxo2/</link>
		<comments>http://fpgablog.com/posts/hispi-machxo2/#comments</comments>
		<pubDate>Fri, 06 Jan 2012 15:43:47 +0000</pubDate>
		<dc:creator>Ken Cheung</dc:creator>
				<category><![CDATA[Reference Design]]></category>
		<category><![CDATA[Aptina]]></category>
		<category><![CDATA[Dual Image Sensor]]></category>
		<category><![CDATA[HiSPi]]></category>
		<category><![CDATA[Lattice Semiconductor]]></category>
		<category><![CDATA[MachXO2]]></category>
		<category><![CDATA[MT9M024]]></category>
		<category><![CDATA[MT9M034]]></category>
		<category><![CDATA[PLD]]></category>
		<category><![CDATA[Stereo Camera]]></category>

		<guid isPermaLink="false">http://fpgablog.com/?p=3581</guid>
		<description><![CDATA[Lattice Semiconductor and Aptina will showcase a low cost, dual image sensor design at the Consumer Electronics Show (CES) in Las Vegas, January 10-13, 2012. The dual image sensor design helps ISP vendors to quickly offer multiple camera solutions for the consumer market. Lattice&#8217;s private hospitality meeting suite will be held in the Las Vegas [...]]]></description>
			<content:encoded><![CDATA[<p>Lattice Semiconductor and Aptina will showcase a low cost, dual image sensor design at the Consumer Electronics Show (CES) in Las Vegas, January 10-13, 2012. The dual image sensor design helps ISP vendors to quickly offer multiple camera solutions for the consumer market. Lattice&#8217;s private hospitality meeting suite will be held in the Las Vegas Hilton, North Hall, 28th Floor, Suite 127.</p>
<p><p>Read more <a href="http://fpgablog.com/posts/hispi-machxo2/">Lattice Semiconductor, Aptina Team on Dual Image Sensor Stereo Camera Reference Design</a></p><p align="center"><a href="http://api.tweetmeme.com/share?url=http://fpgablog.com/posts/hispi-machxo2/"><img src="http://api.tweetmeme.com/imagebutton.gif?url=http://fpgablog.com/posts/hispi-machxo2/" height="61" width="51" /></a></p>
<p align="center"><a href="http://twitter.com/fpgablog">Twitter @fpgablog</a> : : <a href="http://embeddedstar.tradepub.com/">Free Trade Publications</a> : : <a href="http://www.embeddedstar.com/careers/">Jobs</a> : : <a href="http://fpgablog.com/">FPGA Blog</a> : : <a href="http://edablog.com/">EDA Blog</a> : : <a href="http://www.embeddedstar.com/">Embedded Star</a> : : <a href="http://edageek.com/">EDA Geek</a> : : <a href="http://daddyforever.com/">Dad Blog</a><br />© 2012 <a href="http://www.onlinedestiny.com/">Online Destiny Ltd</a> : : FPGA Blog is a trademark of Online Destiny Ltd</p>]]></content:encoded>
			<wfw:commentRss>http://fpgablog.com/posts/hispi-machxo2/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
		</item>
		<item>
		<title>Xilinx Targets 3D and 4K2K Displays with Reference Designs and ACDC Baseboard</title>
		<link>http://fpgablog.com/posts/inrevium-kintex-7/</link>
		<comments>http://fpgablog.com/posts/inrevium-kintex-7/#comments</comments>
		<pubDate>Thu, 05 Jan 2012 16:46:14 +0000</pubDate>
		<dc:creator>Ken Cheung</dc:creator>
				<category><![CDATA[FPGA-based Product]]></category>
		<category><![CDATA[Reference Design]]></category>
		<category><![CDATA[Tool]]></category>
		<category><![CDATA[3D]]></category>
		<category><![CDATA[4K2K]]></category>
		<category><![CDATA[4K2K Mosaic]]></category>
		<category><![CDATA[ACDC]]></category>
		<category><![CDATA[Baseboard]]></category>
		<category><![CDATA[Displays]]></category>
		<category><![CDATA[FPGA]]></category>
		<category><![CDATA[HDTV-to-4K2K]]></category>
		<category><![CDATA[Inrevium]]></category>
		<category><![CDATA[Kintex-7]]></category>
		<category><![CDATA[reference designs]]></category>
		<category><![CDATA[up-converter]]></category>
		<category><![CDATA[Xilinx]]></category>

		<guid isPermaLink="false">http://fpgablog.com/?p=3577</guid>
		<description><![CDATA[Xilinx introduced reference designs and a development baseboard for speeding the development of next-generation, 3D and 4K2K display technologies. The 4K2K Mosaic and HDTV-to-4K2K up-converter targeted reference designs are based on the new 28nm Kintex-7 Field Programmable Gate Array (FPGA). The new ACDC (Acquisition, Contribution, Distribution and Consumption) 1.0 Baseboard also uses Kintex-7 FPGA devices. [...]]]></description>
			<content:encoded><![CDATA[<p>Xilinx introduced reference designs and a development baseboard for speeding the development of next-generation, 3D and 4K2K display technologies. The 4K2K Mosaic and HDTV-to-4K2K up-converter targeted reference designs are based on the new 28nm Kintex-7 Field Programmable Gate Array (FPGA). The new ACDC (Acquisition, Contribution, Distribution and Consumption) 1.0 Baseboard also uses Kintex-7 FPGA devices. The targeted reference designs and ACDC 1.0 Baseboard with the Kintex-7 FPGA will be available in Q2 2012.</p>
<p><p>Read more <a href="http://fpgablog.com/posts/inrevium-kintex-7/">Xilinx Targets 3D and 4K2K Displays with Reference Designs and ACDC Baseboard</a></p><p align="center"><a href="http://api.tweetmeme.com/share?url=http://fpgablog.com/posts/inrevium-kintex-7/"><img src="http://api.tweetmeme.com/imagebutton.gif?url=http://fpgablog.com/posts/inrevium-kintex-7/" height="61" width="51" /></a></p>
<p align="center"><a href="http://twitter.com/fpgablog">Twitter @fpgablog</a> : : <a href="http://embeddedstar.tradepub.com/">Free Trade Publications</a> : : <a href="http://www.embeddedstar.com/careers/">Jobs</a> : : <a href="http://fpgablog.com/">FPGA Blog</a> : : <a href="http://edablog.com/">EDA Blog</a> : : <a href="http://www.embeddedstar.com/">Embedded Star</a> : : <a href="http://edageek.com/">EDA Geek</a> : : <a href="http://daddyforever.com/">Dad Blog</a><br />© 2012 <a href="http://www.onlinedestiny.com/">Online Destiny Ltd</a> : : FPGA Blog is a trademark of Online Destiny Ltd</p>]]></content:encoded>
			<wfw:commentRss>http://fpgablog.com/posts/inrevium-kintex-7/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
		</item>
		<item>
		<title>Valens HDBaseT Camera Reference Design</title>
		<link>http://fpgablog.com/posts/lattice-chipset/</link>
		<comments>http://fpgablog.com/posts/lattice-chipset/#comments</comments>
		<pubDate>Mon, 31 Oct 2011 15:38:58 +0000</pubDate>
		<dc:creator>Ken Cheung</dc:creator>
				<category><![CDATA[Reference Design]]></category>
		<category><![CDATA[Camera]]></category>
		<category><![CDATA[FPGA]]></category>
		<category><![CDATA[HDBaseT]]></category>
		<category><![CDATA[Lattice Semiconductor]]></category>
		<category><![CDATA[Surveillance]]></category>
		<category><![CDATA[Valens Semiconductor]]></category>

		<guid isPermaLink="false">http://fpgablog.com/?p=3410</guid>
		<description><![CDATA[Valens Semiconductor introduced a HDBaseT camera reference design solution. The LatticeECP3 FPGA device can be used for multiplexing the video streams and formatting the data to the Valens HDBaseT Tx driver. The LatticeECP3 FPGA device has the necessary memory blocks, FPGA logic, SERDES and configurable I/O to implement a variety of applications. The LatticeECP3 FPGA [...]]]></description>
			<content:encoded><![CDATA[<p>Valens Semiconductor introduced a HDBaseT camera reference design solution. The LatticeECP3 FPGA device can be used for multiplexing the video streams and formatting the data to the Valens HDBaseT Tx driver. The LatticeECP3 FPGA device has the necessary memory blocks, FPGA logic, SERDES and configurable I/O to implement a variety of applications. The LatticeECP3 FPGA gives manufacturers the flexibility to adapt and format interfaces to leverage the Valens HDBaseT bandwidth capability.</p>
<p><p>Read more <a href="http://fpgablog.com/posts/lattice-chipset/">Valens HDBaseT Camera Reference Design</a></p><p align="center"><a href="http://api.tweetmeme.com/share?url=http://fpgablog.com/posts/lattice-chipset/"><img src="http://api.tweetmeme.com/imagebutton.gif?url=http://fpgablog.com/posts/lattice-chipset/" height="61" width="51" /></a></p>
<p align="center"><a href="http://twitter.com/fpgablog">Twitter @fpgablog</a> : : <a href="http://embeddedstar.tradepub.com/">Free Trade Publications</a> : : <a href="http://www.embeddedstar.com/careers/">Jobs</a> : : <a href="http://fpgablog.com/">FPGA Blog</a> : : <a href="http://edablog.com/">EDA Blog</a> : : <a href="http://www.embeddedstar.com/">Embedded Star</a> : : <a href="http://edageek.com/">EDA Geek</a> : : <a href="http://daddyforever.com/">Dad Blog</a><br />© 2011 <a href="http://www.onlinedestiny.com/">Online Destiny Ltd</a> : : FPGA Blog is a trademark of Online Destiny Ltd</p>]]></content:encoded>
			<wfw:commentRss>http://fpgablog.com/posts/lattice-chipset/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
		</item>
		<item>
		<title>Xilinx Acquires Modelware, Debuts 100G Traffic Management Reference Design</title>
		<link>http://fpgablog.com/posts/xilinx-modelware/</link>
		<comments>http://fpgablog.com/posts/xilinx-modelware/#comments</comments>
		<pubDate>Mon, 09 May 2011 16:56:46 +0000</pubDate>
		<dc:creator>Ken Cheung</dc:creator>
				<category><![CDATA[IP Core]]></category>
		<category><![CDATA[Reference Design]]></category>
		<category><![CDATA[100G]]></category>
		<category><![CDATA[FPGA]]></category>
		<category><![CDATA[Modelware]]></category>
		<category><![CDATA[packet processing]]></category>
		<category><![CDATA[traffic management]]></category>
		<category><![CDATA[Xilinx]]></category>

		<guid isPermaLink="false">http://fpgablog.com/?p=3084</guid>
		<description><![CDATA[Xilinx has acquired Modelware, which is a provider of traffic management/packet processing silicon intellectual property (IP) cores and reference designs that simplify system development and enable greater differentiation for networking applications supporting 10G, 40G, 100G and beyond. Xilinx also announced a FPGA-based 100G traffic management reference design for speeding evaluation and implementation of high bandwidth [...]]]></description>
			<content:encoded><![CDATA[<p>Xilinx has acquired Modelware, which is a provider of traffic management/packet processing silicon intellectual property (IP) cores and reference designs that simplify system development and enable greater differentiation for networking applications supporting 10G, 40G, 100G and beyond. Xilinx also announced a FPGA-based 100G traffic management reference design for speeding evaluation and implementation of high bandwidth packet processing applications.</p>
<p><p>Read more <a href="http://fpgablog.com/posts/xilinx-modelware/">Xilinx Acquires Modelware, Debuts 100G Traffic Management Reference Design</a></p><p align="center"><a href="http://api.tweetmeme.com/share?url=http://fpgablog.com/posts/xilinx-modelware/"><img src="http://api.tweetmeme.com/imagebutton.gif?url=http://fpgablog.com/posts/xilinx-modelware/" height="61" width="51" /></a></p>
<p align="center"><a href="http://twitter.com/fpgablog">Twitter @fpgablog</a> : : <a href="http://embeddedstar.tradepub.com/">Free Trade Publications</a> : : <a href="http://www.embeddedstar.com/careers/">Jobs</a> : : <a href="http://fpgablog.com/">FPGA Blog</a> : : <a href="http://edablog.com/">EDA Blog</a> : : <a href="http://www.embeddedstar.com/">Embedded Star</a> : : <a href="http://edageek.com/">EDA Geek</a> : : <a href="http://daddyforever.com/">Dad Blog</a><br />© 2011 <a href="http://www.onlinedestiny.com/">Online Destiny Ltd</a> : : FPGA Blog is a trademark of Online Destiny Ltd</p>]]></content:encoded>
			<wfw:commentRss>http://fpgablog.com/posts/xilinx-modelware/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
		</item>
		<item>
		<title>Xilinx Broadcast Real-Time Video Engine Targeted Design Platform</title>
		<link>http://fpgablog.com/posts/smpte2022-ip-core/</link>
		<comments>http://fpgablog.com/posts/smpte2022-ip-core/#comments</comments>
		<pubDate>Mon, 11 Apr 2011 16:55:44 +0000</pubDate>
		<dc:creator>Ken Cheung</dc:creator>
				<category><![CDATA[IP Core]]></category>
		<category><![CDATA[Reference Design]]></category>
		<category><![CDATA[Tool]]></category>
		<category><![CDATA[Broadcast]]></category>
		<category><![CDATA[Real-time]]></category>
		<category><![CDATA[SMPTE2022]]></category>
		<category><![CDATA[Spartan-6 FPGA]]></category>
		<category><![CDATA[Video Engine]]></category>
		<category><![CDATA[Virtex-6 FPGA]]></category>
		<category><![CDATA[Xilinx]]></category>

		<guid isPermaLink="false">http://fpgablog.com/?p=3018</guid>
		<description><![CDATA[Xilinx introduced their Broadcast Real-Time Video Engine Targeted Design Platform. The Real-Time Video Engine Targeted Design Platform consists of a broadcast-quality Video and Image Processing IP pack. The Xilinx Video and Imaging Processing IP pack is priced at $3,000 and will be available at the end of April. Xilinx also rolled out the SMPTE2022 IP [...]]]></description>
			<content:encoded><![CDATA[<p>Xilinx introduced their Broadcast Real-Time Video Engine Targeted Design Platform. The Real-Time Video Engine Targeted Design Platform consists of a broadcast-quality Video and Image Processing IP pack. The Xilinx Video and Imaging Processing IP pack is priced at $3,000 and will be available at the end of April. Xilinx also rolled out the SMPTE2022 IP core, which helps engineers speed the development of hardware to process high quality video and deliver it at rates as high as 10 Gbps over Internet Protocol. The Xilinx core will be available in the fourth quarter of this year.</p>
<p><p>Read more <a href="http://fpgablog.com/posts/smpte2022-ip-core/">Xilinx Broadcast Real-Time Video Engine Targeted Design Platform</a></p><p align="center"><a href="http://api.tweetmeme.com/share?url=http://fpgablog.com/posts/smpte2022-ip-core/"><img src="http://api.tweetmeme.com/imagebutton.gif?url=http://fpgablog.com/posts/smpte2022-ip-core/" height="61" width="51" /></a></p>
<p align="center"><a href="http://twitter.com/fpgablog">Twitter @fpgablog</a> : : <a href="http://embeddedstar.tradepub.com/">Free Trade Publications</a> : : <a href="http://www.embeddedstar.com/careers/">Jobs</a> : : <a href="http://fpgablog.com/">FPGA Blog</a> : : <a href="http://edablog.com/">EDA Blog</a> : : <a href="http://www.embeddedstar.com/">Embedded Star</a> : : <a href="http://edageek.com/">EDA Geek</a> : : <a href="http://daddyforever.com/">Dad Blog</a><br />© 2011 <a href="http://www.onlinedestiny.com/">Online Destiny Ltd</a> : : FPGA Blog is a trademark of Online Destiny Ltd</p>]]></content:encoded>
			<wfw:commentRss>http://fpgablog.com/posts/smpte2022-ip-core/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
		</item>
		<item>
		<title>LatticeXP2 HiSPi to Parallel Sensor Bridge Reference Design</title>
		<link>http://fpgablog.com/posts/aptina-lattice/</link>
		<comments>http://fpgablog.com/posts/aptina-lattice/#comments</comments>
		<pubDate>Mon, 04 Apr 2011 16:52:16 +0000</pubDate>
		<dc:creator>Ken Cheung</dc:creator>
				<category><![CDATA[Reference Design]]></category>
		<category><![CDATA[Aptina]]></category>
		<category><![CDATA[Bridge]]></category>
		<category><![CDATA[CMOS]]></category>
		<category><![CDATA[FPGA]]></category>
		<category><![CDATA[High-Speed Serial Pixel Interface]]></category>
		<category><![CDATA[HiSPi]]></category>
		<category><![CDATA[Lattice Semiconductor]]></category>
		<category><![CDATA[LatticeXP2]]></category>
		<category><![CDATA[Sensor]]></category>

		<guid isPermaLink="false">http://fpgablog.com/?p=2999</guid>
		<description><![CDATA[Lattice Semiconductor introduced a HiSPi bridge reference design that supports Aptina&#8217;s High-Speed Serial Pixel Interface. The reference design is based on LatticeXP2 FPGA devices, which can support four HiSPi data lanes up to 700Mpbs. The HiSPi bridge solution enables an Image Signal Processor (ISP) with a CMOS parallel bus to interface with an Aptina HiSPi [...]]]></description>
			<content:encoded><![CDATA[<p>Lattice Semiconductor introduced a HiSPi bridge reference design that supports Aptina&#8217;s High-Speed Serial Pixel Interface. The reference design is based on LatticeXP2 FPGA devices, which can support four HiSPi data lanes up to 700Mpbs. The HiSPi bridge solution enables an Image Signal Processor (ISP) with a CMOS parallel bus to interface with an Aptina HiSPi CMOS sensor. The free reference design supports all modes of the Aptina HiSPi specification. The LatticeXP2 HiSPi bridge reference design is ideal for security cameras, automotive applications, and high end consumer cameras.</p>
<p><p>Read more <a href="http://fpgablog.com/posts/aptina-lattice/">LatticeXP2 HiSPi to Parallel Sensor Bridge Reference Design</a></p><p align="center"><a href="http://api.tweetmeme.com/share?url=http://fpgablog.com/posts/aptina-lattice/"><img src="http://api.tweetmeme.com/imagebutton.gif?url=http://fpgablog.com/posts/aptina-lattice/" height="61" width="51" /></a></p>
<p align="center"><a href="http://twitter.com/fpgablog">Twitter @fpgablog</a> : : <a href="http://embeddedstar.tradepub.com/">Free Trade Publications</a> : : <a href="http://www.embeddedstar.com/careers/">Jobs</a> : : <a href="http://fpgablog.com/">FPGA Blog</a> : : <a href="http://edablog.com/">EDA Blog</a> : : <a href="http://www.embeddedstar.com/">Embedded Star</a> : : <a href="http://edageek.com/">EDA Geek</a> : : <a href="http://daddyforever.com/">Dad Blog</a><br />© 2011 <a href="http://www.onlinedestiny.com/">Online Destiny Ltd</a> : : FPGA Blog is a trademark of Online Destiny Ltd</p>]]></content:encoded>
			<wfw:commentRss>http://fpgablog.com/posts/aptina-lattice/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
		</item>
		<item>
		<title>Xilinx Virtex-6 HXT FPGA Optical Transport Network Design Platform</title>
		<link>http://fpgablog.com/posts/otn-kit/</link>
		<comments>http://fpgablog.com/posts/otn-kit/#comments</comments>
		<pubDate>Mon, 07 Mar 2011 22:20:16 +0000</pubDate>
		<dc:creator>Ken Cheung</dc:creator>
				<category><![CDATA[Reference Design]]></category>
		<category><![CDATA[100G]]></category>
		<category><![CDATA[FPGA]]></category>
		<category><![CDATA[Optical Transport Network]]></category>
		<category><![CDATA[OTN Kit]]></category>
		<category><![CDATA[Virtex-6 HXT]]></category>
		<category><![CDATA[Xilinx]]></category>

		<guid isPermaLink="false">http://fpgablog.com/?p=2918</guid>
		<description><![CDATA[Xilinx introduced the Virtex-6 HXT FPGA Optical Transport Network (OTN) Targeted Design Platform. The OTN Targeted Design Platform features a Virtex-6 HXT FPGA development board with pre-defined and implemented reference designs for different OTN solutions, such as 100G ODU switching from Xilinx, 100G Ethernet to OTU4 transponders and 10&#215;10 to OTU4 transponders. The OTN platform [...]]]></description>
			<content:encoded><![CDATA[<p>Xilinx introduced the Virtex-6 HXT FPGA Optical Transport Network (OTN) Targeted Design Platform. The OTN Targeted Design Platform features a Virtex-6 HXT FPGA development board with pre-defined and implemented reference designs for different OTN solutions, such as 100G ODU switching from Xilinx, 100G Ethernet to OTU4 transponders and 10&#215;10 to OTU4 transponders. The OTN platform also includes a highly optimized IP 100G MuxSAR solution developed by Omiino. The Virtex-6 HXT FPGA OTN Kit will be available in April for $25,000 (without optical modules).</p>
<p><p>Read more <a href="http://fpgablog.com/posts/otn-kit/">Xilinx Virtex-6 HXT FPGA Optical Transport Network Design Platform</a></p><p align="center"><a href="http://api.tweetmeme.com/share?url=http://fpgablog.com/posts/otn-kit/"><img src="http://api.tweetmeme.com/imagebutton.gif?url=http://fpgablog.com/posts/otn-kit/" height="61" width="51" /></a></p>
<p align="center"><a href="http://twitter.com/fpgablog">Twitter @fpgablog</a> : : <a href="http://embeddedstar.tradepub.com/">Free Trade Publications</a> : : <a href="http://www.embeddedstar.com/careers/">Jobs</a> : : <a href="http://fpgablog.com/">FPGA Blog</a> : : <a href="http://edablog.com/">EDA Blog</a> : : <a href="http://www.embeddedstar.com/">Embedded Star</a> : : <a href="http://edageek.com/">EDA Geek</a> : : <a href="http://daddyforever.com/">Dad Blog</a><br />© 2011 <a href="http://www.onlinedestiny.com/">Online Destiny Ltd</a> : : FPGA Blog is a trademark of Online Destiny Ltd</p>]]></content:encoded>
			<wfw:commentRss>http://fpgablog.com/posts/otn-kit/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
		</item>
		<item>
		<title>Lattice HDR-60 Video Camera Development Kit</title>
		<link>http://fpgablog.com/posts/hdr60-latticeecp3/</link>
		<comments>http://fpgablog.com/posts/hdr60-latticeecp3/#comments</comments>
		<pubDate>Tue, 22 Feb 2011 17:34:35 +0000</pubDate>
		<dc:creator>Ken Cheung</dc:creator>
				<category><![CDATA[Reference Design]]></category>
		<category><![CDATA[Camera]]></category>
		<category><![CDATA[Designs]]></category>
		<category><![CDATA[FPGA]]></category>
		<category><![CDATA[Full HD]]></category>
		<category><![CDATA[HDR]]></category>
		<category><![CDATA[HDR-60]]></category>
		<category><![CDATA[Lattice Semiconductor]]></category>
		<category><![CDATA[LatticeECP3]]></category>
		<category><![CDATA[Video]]></category>

		<guid isPermaLink="false">http://fpgablog.com/?p=2882</guid>
		<description><![CDATA[Lattice Semiconductor launched their HDR-60 Video Camera Development Kit, which is a production-ready High Definition (HD) video camera development system based on the LatticeECP3 FPGA family. The HDR-60 kit helps camera manufacturers jump start their FPGA-based high definition camera programs. The kit features Aptina 720p HDR sensor, on-board DDR2 memory, two USB ports, RJ45 Ethernet [...]]]></description>
			<content:encoded><![CDATA[<p>Lattice Semiconductor launched their HDR-60 Video Camera Development Kit, which is a production-ready High Definition (HD) video camera development system based on the LatticeECP3 FPGA family. The HDR-60 kit helps camera manufacturers jump start their FPGA-based high definition camera programs. The kit features Aptina 720p HDR sensor, on-board DDR2 memory, two USB ports, RJ45 Ethernet port, Broadcom Broadreach PHY, and built-in BNC connector. The Lattice HDR-60 Video Camera Development Kit is available for $399.</p>
<p><p>Read more <a href="http://fpgablog.com/posts/hdr60-latticeecp3/">Lattice HDR-60 Video Camera Development Kit</a></p><p align="center"><a href="http://api.tweetmeme.com/share?url=http://fpgablog.com/posts/hdr60-latticeecp3/"><img src="http://api.tweetmeme.com/imagebutton.gif?url=http://fpgablog.com/posts/hdr60-latticeecp3/" height="61" width="51" /></a></p>
<p align="center"><a href="http://twitter.com/fpgablog">Twitter @fpgablog</a> : : <a href="http://embeddedstar.tradepub.com/">Free Trade Publications</a> : : <a href="http://www.embeddedstar.com/careers/">Jobs</a> : : <a href="http://fpgablog.com/">FPGA Blog</a> : : <a href="http://edablog.com/">EDA Blog</a> : : <a href="http://www.embeddedstar.com/">Embedded Star</a> : : <a href="http://edageek.com/">EDA Geek</a> : : <a href="http://daddyforever.com/">Dad Blog</a><br />© 2011 <a href="http://www.onlinedestiny.com/">Online Destiny Ltd</a> : : FPGA Blog is a trademark of Online Destiny Ltd</p>]]></content:encoded>
			<wfw:commentRss>http://fpgablog.com/posts/hdr60-latticeecp3/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
		</item>
		<item>
		<title>Xilinx PROFINET, Motor Control, GigE Vision Targeted Design Platforms</title>
		<link>http://fpgablog.com/posts/spartan-fpga-industrial/</link>
		<comments>http://fpgablog.com/posts/spartan-fpga-industrial/#comments</comments>
		<pubDate>Tue, 23 Nov 2010 17:56:39 +0000</pubDate>
		<dc:creator>Ken Cheung</dc:creator>
				<category><![CDATA[Reference Design]]></category>
		<category><![CDATA[Designs]]></category>
		<category><![CDATA[Development]]></category>
		<category><![CDATA[FPGA]]></category>
		<category><![CDATA[GigE Vision]]></category>
		<category><![CDATA[Industrial Systems]]></category>
		<category><![CDATA[Machine Vision]]></category>
		<category><![CDATA[Motor Control]]></category>
		<category><![CDATA[PROFINET]]></category>
		<category><![CDATA[Targeted Design Platforms]]></category>
		<category><![CDATA[Xilinx]]></category>

		<guid isPermaLink="false">http://fpgablog.com/?p=2729</guid>
		<description><![CDATA[Xilinx introduced three new industrial Targeted Design Platforms: (1) PROFINET, (2) Motor Control, and (3) GigE Vision. The new platforms are based on the low-cost Spartan-6 FPGA family. The design platforms help engineers increase performance and reduce time to market for PROFINET real time networking, advanced motor control, and GigE Vision industrial imaging applications. The [...]]]></description>
			<content:encoded><![CDATA[<p>Xilinx introduced three new industrial Targeted Design Platforms: (1) PROFINET, (2) Motor Control, and (3) GigE Vision. The new platforms are based on the low-cost Spartan-6 FPGA family. The design platforms help engineers increase performance and reduce time to market for PROFINET real time networking, advanced motor control, and GigE Vision industrial imaging applications. The PROFINET Targeted Design Platform, Targeted Design Platform for motor control and GigE Vision Targeted Design Platform are available now.</p>
<p><p>Read more <a href="http://fpgablog.com/posts/spartan-fpga-industrial/">Xilinx PROFINET, Motor Control, GigE Vision Targeted Design Platforms</a></p><p align="center"><a href="http://api.tweetmeme.com/share?url=http://fpgablog.com/posts/spartan-fpga-industrial/"><img src="http://api.tweetmeme.com/imagebutton.gif?url=http://fpgablog.com/posts/spartan-fpga-industrial/" height="61" width="51" /></a></p>
<p align="center"><a href="http://twitter.com/fpgablog">Twitter @fpgablog</a> : : <a href="http://embeddedstar.tradepub.com/">Free Trade Publications</a> : : <a href="http://www.embeddedstar.com/careers/">Jobs</a> : : <a href="http://fpgablog.com/">FPGA Blog</a> : : <a href="http://edablog.com/">EDA Blog</a> : : <a href="http://www.embeddedstar.com/">Embedded Star</a> : : <a href="http://edageek.com/">EDA Geek</a> : : <a href="http://daddyforever.com/">Dad Blog</a><br />© 2010 <a href="http://www.onlinedestiny.com/">Online Destiny Ltd</a> : : FPGA Blog is a trademark of Online Destiny Ltd</p>]]></content:encoded>
			<wfw:commentRss>http://fpgablog.com/posts/spartan-fpga-industrial/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
		</item>
		<item>
		<title>GCC C-Compiler and Linker Support LatticeMico8 Microcontroller</title>
		<link>http://fpgablog.com/posts/gnu-compiler/</link>
		<comments>http://fpgablog.com/posts/gnu-compiler/#comments</comments>
		<pubDate>Mon, 11 Oct 2010 16:29:29 +0000</pubDate>
		<dc:creator>Ken Cheung</dc:creator>
				<category><![CDATA[IP Core]]></category>
		<category><![CDATA[Reference Design]]></category>
		<category><![CDATA[Tool]]></category>
		<category><![CDATA[Beyond Semiconductor]]></category>
		<category><![CDATA[C-Compiler]]></category>
		<category><![CDATA[FPGA]]></category>
		<category><![CDATA[GNU]]></category>
		<category><![CDATA[Lattice Semiconductor]]></category>
		<category><![CDATA[LatticeMico8]]></category>
		<category><![CDATA[Linker]]></category>
		<category><![CDATA[microcontroller]]></category>
		<category><![CDATA[processor]]></category>

		<guid isPermaLink="false">http://fpgablog.com/?p=2614</guid>
		<description><![CDATA[Lattice Semiconductor and Beyond Semiconductor teamed together on the LatticeMico8 development tools. The GNU software development tools include a LatticeMico8 port of version 4.4.3 of the GNU Compiler Collection (GCC) and version 2.18 of GNU Binary Utilities (binutils &#8211; assembler, linker, etc). The tool suite for the LatticeMico8 soft processor is available now. Read more [...]]]></description>
			<content:encoded><![CDATA[<p>Lattice Semiconductor and Beyond Semiconductor teamed together on the LatticeMico8 development tools. The GNU software development tools include a LatticeMico8 port of version 4.4.3 of the GNU Compiler Collection (GCC) and version 2.18 of GNU Binary Utilities (binutils &#8211; assembler, linker, etc). The tool suite for the LatticeMico8 soft processor is available now.</p>
<p><p>Read more <a href="http://fpgablog.com/posts/gnu-compiler/">GCC C-Compiler and Linker Support LatticeMico8 Microcontroller</a></p><p align="center"><a href="http://api.tweetmeme.com/share?url=http://fpgablog.com/posts/gnu-compiler/"><img src="http://api.tweetmeme.com/imagebutton.gif?url=http://fpgablog.com/posts/gnu-compiler/" height="61" width="51" /></a></p>
<p align="center"><a href="http://twitter.com/fpgablog">Twitter @fpgablog</a> : : <a href="http://embeddedstar.tradepub.com/">Free Trade Publications</a> : : <a href="http://www.embeddedstar.com/careers/">Jobs</a> : : <a href="http://fpgablog.com/">FPGA Blog</a> : : <a href="http://edablog.com/">EDA Blog</a> : : <a href="http://www.embeddedstar.com/">Embedded Star</a> : : <a href="http://edageek.com/">EDA Geek</a> : : <a href="http://daddyforever.com/">Dad Blog</a><br />© 2010 <a href="http://www.onlinedestiny.com/">Online Destiny Ltd</a> : : FPGA Blog is a trademark of Online Destiny Ltd</p>]]></content:encoded>
			<wfw:commentRss>http://fpgablog.com/posts/gnu-compiler/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
		</item>
	</channel>
</rss>

