FPGA Blog - field programmable gate array and structured asic

Share/BookmarkSubscribe
'Reference Design' Category Archive

1300mW per Antenna Remote Radio Head Solution with LatticeECP3-150 FPGA

Posted by Ken Cheung in Reference Design on Tuesday, June 29, 2010

Lattice Semiconductor and Affarii Technologies teamed together to create a Remote Radio Head (RRH) solution at 1300mW per antenna. The integration of all RRH processing has been achieved on a single LatticeECP3-150 FPGA device. The single chip solution supports 2×2 MIMO configurations for WCDMA, LTE and WiMAX applications and is part of an overall RRH [...]

Altera High Definition WDR Video Surveillance Camera Reference Design

Posted by Ken Cheung in Reference Design on Wednesday, June 23, 2010

Altera introduced a high-definition (HD), intellectual property (IP) reference design for surveillance cameras on a single FPGA. The reference design features Altera’s Cyclone III or Cyclone IV FPGAs and IP from Eyelytics and Apical supporting AltaSens’ 1080p60 A3372E3-4T and Aptina’s 720p60 MT9M033 HD Wide Dynamic Range (WDR) CMOS image sensors. The solution reduces board space, [...]

Actel Mixed Signal Power Manager Solution for SmartFusion FPGA

Posted by Ken Cheung in Reference Design on Tuesday, June 22, 2010

Actel introduced their Mixed Signal Power Manager (MPM) Solution for the SmartFusion intelligent mixed signal FPGAs. The power management solution includes a complete reference design with graphical configurator to enter power sequencing and trimming requirements. The design is targeted to the MPM Daughter Card, which can be used with either the SmartFusion Evaluation Kit or [...]

Xilinx Spartan-6 PCIe I/O Reference Design

Posted by Ken Cheung in Reference Design on Tuesday, June 15, 2010

Avnet Electronics Marketing Americas introduced the Xilinx Spartan-6 FPGA PCIe I/O Reference Design for embedded applications. The reference design includes a complete set of software drivers connecting Kontron’s nanoETXexpress-SP module (features the Intel Atom Z510 processor, 1.1 GHz) with the Xilinx Spartan-6 SP605 development board via the PCI Express bus. The evaluation carrier board also [...]

LatticeXP2 Brevia Development Kit and Reference Designs

Posted by Ken Cheung in Reference Design,Tool on Monday, June 7, 2010

Lattice Semiconductor introduced the LatticeXP2 Brevia Development Kit and 28 new silicon-proven reference designs for developing high volume, cost sensitive, high density applications. The LatticeXP2 Brevia Development Kit features the LatticeXP2 LFXP2-5E-6TN144C device, 2Mb SPI Flash and 1Mb SRAM memory, expansion headers and several LEDs and user switches. Promotional pricing for the LatticeXP2 Brevia Development [...]

Eutecus Bi-i V401X-FP5500 Fusion Analytics Module Reference Design

Posted by Ken Cheung in Reference Design on Friday, June 4, 2010

Eutecus introduced the Bi-i V401X-FP5500 Fusion-Analytics Module Reference Design. The Eutecus’ Multi-core Video Analytics Engine (MVE) is implemented on a single low-cost FPGA — the Spartan 3A DSP. The Bi-i V401X-FP5500 is ideal for image processing applications in the military, aerospace and homeland security. The video analytics is performed in real time on a fused [...]

Xilinx Extensible Processing Platform for Embedded Systems

Posted by Ken Cheung in Reference Design on Tuesday, April 27, 2010

Xilinx announced the architecture for a new Extensible Processing Platform for embedded systems. The ARM Cortex-A9 MPCore processor-based platform enables system architects and embedded software developers to apply a combination of serial and parallel processing for embedded systems to perform complex functions. Xilinx’s new architecture abstracts much of the hardware burden away from the embedded [...]

Module Management Controller Board Management Reference Starter Kit

Posted by Ken Cheung in Reference Design on Monday, March 29, 2010

Pigeon Point Systems (PPS) introduced a Module Management Controller (MMC) Board Management Reference (BMR) Starter Kit for AdvancedMC (AMC) modules, which are used in both AdvancedTCA (ATCA) carriers and MicroTCA (uTCA) shelves, collectively referenced as xTCA. The MMC BMR Starter Kit is based on Actel’s SmartFusion intelligent mixed signal FPGAs. SmartFusion devices integrate an FPGA, [...]

Altera and Apical Video Surveillance Camera Reference Design

Posted by Ken Cheung in Reference Design on Thursday, March 25, 2010

Altera and Apical introduced the first high-definition wide dynamic range (WDR) CMOS image-sensor-processing solution for video-surveillance cameras. Altera and Apical’s reference design delivers excellent video-image quality regardless of varying lighting conditions, a major stumbling block for previous generations of surveillance cameras. The HD WDR CMOS image sensor features Altera’s Cyclone III and Cyclone IV FPGAs, [...]

3G, 4G Remote Radio Head Solution by Lattice Semiconductor, Affarii

Posted by Ken Cheung in Reference Design on Monday, October 26, 2009

Lattice Semiconductor and Affarii Technologies have developed a complete 3G/4G-based Remote Radio Head (RRH) solution for wireless infrastructure designers. This is the first time a full RRH solution has been made available using low power, low cost FPGAs that enables low power RRHs to be deployed without sacrificing flexibility or performance. The RRH solution is [...]

Older Posts »

 
FPGA Blog Newsletter
Don't have time to visit FPGA Blog everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:  

If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.