FPGA Blog - field programmable gate array and structured asic

Share/BookmarkSubscribe
'IP Core' Category Archive

PLDA Unveils QuickTCP 10G TCP/IP Stack IP Core for Altera, Xilinx FPGA

Posted by Ken Cheung in IP Core on Wednesday, May 9, 2012

PLDA recently introduced their QuickTCP IP, which is a 10Gb TCP/IP Hardware stack IP core. It features an AMBA AXI4 user interface that enables instant integration into either Altera-based or Xilinx-based FPGA designs. PLDA QuickTCP is a 100% RTL designed IP. It is compliant with the IEEE802.3 specification and supporting the ARP, IPv4, ICMP, and [...]

Xilinx Defense-Grade Virtex-6Q FPGA Includes Anti-Tamper Protection

Posted by Ken Cheung in FPGA,IP Core on Tuesday, March 27, 2012

The Xilinx Virtex-6Q Field Programmable Gate Array (FPGA) family is a high performance defense-grade, programmable solution for major defense applications. The combination of Virtex-6Q FPGA with the Xilinx Security Monitor (SECMON) IP core provides a secure platform for Aerospace and Defense (A&D) designs used in critical AT applications. The SECMON IP core offers a level [...]

Altera, TSMC Use CoWoS Process to Create Heterogeneous 3D IC Test Vehicle

Posted by Ken Cheung in IP Core on Thursday, March 22, 2012

Altera and TSMC teamed on a heterogeneous 3D IC test vehicle. The process uses TSMC’s Chip-on-Wafer-on-Substrate (CoWoS) integration process. Altera is the first semiconductor company to develop and complete characterization of a heterogeneous test vehicle using TSMC’s CoWoS process. This and additional test vehicles enable Altera to quickly test the capabilities and reliability of 3D [...]

Xilinx Introduces Dual 100 Gbps Gearbox Solution

Posted by Ken Cheung in FPGA,IP Core on Monday, March 5, 2012

Xilinx introduced their dual 100G Gearbox solution, which features a 28nm Virtex-7 HT FPGA and dual 100G Gearbox intellectual property cores. The new Xilinx solution enables equipment vendors to connect 100 Gbps interfaces with up to two CFP2 optical modules while lowering the overall BOM by reducing chip count and allowing integration with OTN framers [...]

Lattice Semiconductor Adds MIPI Battery Interface to iCE40 mobileFPGA

Posted by Ken Cheung in IP Core on Friday, March 2, 2012

Lattice Semiconductor is supporting the MIPI Battery Interface (BIF) standard within the iCE40 mobileFPGA family of products. The MIPI BIF single-wire specification is an industry-created and adopted standard. It accelerates the design and use of smart batteries in mobile devices. Lattice Semiconductor is a participating member of the MIPI BIF committee.

CAST UDPIP IP Core

Posted by Ken Cheung in IP Core on Tuesday, December 20, 2011

CAST introduced the UDPIP IP core. The CAST UDPIP is a hardware implementation of the User Datagram Protocol (UDP), which is a fast, simple, transport layer protocol that works without the handshaking and error correction of the more rigorous Transmission Control Protocol (TCP). The UDPIP IP core is available now in Verilog or as an [...]

World’s Fastest 8051 CPU: Quad-Pipelined Microcontroller IP Core

Posted by Ken Cheung in IP Core on Thursday, December 1, 2011

Digital Core Design announced the DQ80251 Core. It is a quad-pipelined, speed optimized soft core of a 16-bit/32-bit embedded microcontroller. The DCD DQ80251 IP core is the world’s fastest 8051 microprocessor solution. With a confirmed Dhrystone 2.1 benchmark, the DQ80251 IP core is up to 56.8 times faster than the original 8051 and 4.81 times [...]

Serial RapidIO Gen 2 v1.2 Endpoint, CPRI v4.1, and JESD204B v.1.1 IP Cores

Posted by Ken Cheung in IP Core on Tuesday, November 22, 2011

Xilinx recently introduced the Serial RapidIO Gen 2 v1.2 Endpoint LogiCORE, CPRI v4.1 LogiCORE, and JESD204B v.1.1 LogiCORE IP cores. The Xilinx three LogiCORE IP cores support connectivity standards and will help developers address design challenges in building new wireless equipment with higher system capacities. The Serial RapidIO Gen 2 v1.2 Endpoint LogiCORE IP, JESD204 [...]

CAST NAND Flash Controller IP Core v6 Supports Latest High-Speed Memory Devices

Posted by Ken Cheung in IP Core on Thursday, November 17, 2011

CAST, Inc. rolled out version six of their NAND Flash Memory Controller IP core. The CAST NANDFLASH-CTRL Core is available in synthesizable RTL for ASICs or optimized netlists for FPGAs. Versions of the royalty-free controller core range from a lean, asynchronous-only core (for long-term or boot-code storage applications) through a full-featured, high-speed core (for applications [...]

Altera RapidIO MegaCore Function IP Core

Posted by Ken Cheung in IP Core on Monday, September 26, 2011

Altera introduced their RapidIO MegaCore Function IP core. It is implemented in a Stratix IV GX FPGA with a Serial RapidIO Gen 2 switch from Integrated Device Technology (IDT). The IP core is the first Serial RapidIO Gen2 FPGA-based solution. The RapidIO MegaCore Function IP core is available now for download. It is available as [...]

Older Posts »

Custom Search

FPGA Blog Newsletter
Don't have time to visit FPGA Blog everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:  

If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.