FPGA Blog - field programmable gate array and structured asic

Share/BookmarkSubscribe
'IP Core' Category Archive

CAST UDPIP IP Core

Posted by Ken Cheung in IP Core on Tuesday, December 20, 2011

CAST introduced the UDPIP IP core. The CAST UDPIP is a hardware implementation of the User Datagram Protocol (UDP), which is a fast, simple, transport layer protocol that works without the handshaking and error correction of the more rigorous Transmission Control Protocol (TCP). The UDPIP IP core is available now in Verilog or as an [...]

World’s Fastest 8051 CPU: Quad-Pipelined Microcontroller IP Core

Posted by Ken Cheung in IP Core on Thursday, December 1, 2011

Digital Core Design announced the DQ80251 Core. It is a quad-pipelined, speed optimized soft core of a 16-bit/32-bit embedded microcontroller. The DCD DQ80251 IP core is the world’s fastest 8051 microprocessor solution. With a confirmed Dhrystone 2.1 benchmark, the DQ80251 IP core is up to 56.8 times faster than the original 8051 and 4.81 times [...]

Serial RapidIO Gen 2 v1.2 Endpoint, CPRI v4.1, and JESD204B v.1.1 IP Cores

Posted by Ken Cheung in IP Core on Tuesday, November 22, 2011

Xilinx recently introduced the Serial RapidIO Gen 2 v1.2 Endpoint LogiCORE, CPRI v4.1 LogiCORE, and JESD204B v.1.1 LogiCORE IP cores. The Xilinx three LogiCORE IP cores support connectivity standards and will help developers address design challenges in building new wireless equipment with higher system capacities. The Serial RapidIO Gen 2 v1.2 Endpoint LogiCORE IP, JESD204 [...]

CAST NAND Flash Controller IP Core v6 Supports Latest High-Speed Memory Devices

Posted by Ken Cheung in IP Core on Thursday, November 17, 2011

CAST, Inc. rolled out version six of their NAND Flash Memory Controller IP core. The CAST NANDFLASH-CTRL Core is available in synthesizable RTL for ASICs or optimized netlists for FPGAs. Versions of the royalty-free controller core range from a lean, asynchronous-only core (for long-term or boot-code storage applications) through a full-featured, high-speed core (for applications [...]

Altera RapidIO MegaCore Function IP Core

Posted by Ken Cheung in IP Core on Monday, September 26, 2011

Altera introduced their RapidIO MegaCore Function IP core. It is implemented in a Stratix IV GX FPGA with a Serial RapidIO Gen 2 switch from Integrated Device Technology (IDT). The IP core is the first Serial RapidIO Gen2 FPGA-based solution. The RapidIO MegaCore Function IP core is available now for download. It is available as [...]

Mylium FPGA-based HD Graphics Controller

Posted by Ken Cheung in IP Core on Friday, September 23, 2011

Mylium recently completed work on their new HD Graphics Controller IP for embedded systems. The FPGA-based HD graphics controller features typical resource usage of 1315 slice registers (Xilinx Spartan 6). The core has a resolution up to 1920×1080. It has a simple interface and a low number of pins. The Mylium IP core works with [...]

Xilinx SMPTE 2022-5/-6 IP Core for VoIP Broadcasting

Posted by Ken Cheung in IP Core on Friday, September 9, 2011

Xilinx rolled out their SMPTE 2022-5/-6 intellectual property core. The core is ideal for developing internet protocol based systems needed to reduce the cost of transporting raw, high-bit video from remote events, to studios, to post editing houses, and other points along the production process. The Xilinx SMPTE 2022-5/-6 intellectual property core is available now [...]

RF Engines HyperSpeed Plus Pipeline Fast Fourier Transform IP Cores

Posted by Ken Cheung in IP Core on Thursday, September 8, 2011

RF Engines has enhanced its HyperSpeed PFFT cores from its family of Digital Signal Processing (DSP) solutions to create the new HyperSpeed Plus cores. The Pipeline Fast Fourier Transform (PFFT) IP cores feature data rates in excess of 52 Giga samples per second (2048 point FFT implemented on a Xilinx Virtex-6 FPGA device). The HyperSpeed [...]

CAST 32-bit BA22 Processor Cores for Embedded Systems

Posted by Ken Cheung in IP Core on Friday, July 29, 2011

CAST announced their royalty-free BA22 Processor IP Family for ASICs and FPGAs. The new IP cores are based on the BA22 design sourced from Beyond Semiconductor. The BA22 processor cores feature pipelined 32-bit RISC BA22 architecture, caches and memory management units, up to 32 general purpose registers, enhanced arithmetic processing capabilities (divider and floating point [...]

Lattice PCI Express 2.0 Solution

Posted by Ken Cheung in FPGA,IP Core on Tuesday, July 5, 2011

According to Lattice Semiconductor, their solution is interoperable with existing PCIe 2.0 supported systems. At a recent PCI-SIG workshop, the LatticeECP3 FPGA and its PCI Express (PCIe) IP core passed PCI-SIG PCIe v2.0 compliance and interoperability testing for 1- and 4-lane configurations. As a result, the LatticeECP3 FPGA family is now compliant with the PCI [...]

Older Posts »

Custom Search

FPGA Blog Newsletter
Don't have time to visit FPGA Blog everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:  

If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.