FPGA Blog » FPGA-based Product

HuMANDATA XP68-03-LX45PLCC FPGA Module

Ken Cheung — Thu, 09 Feb 2012 18:23:16 +0000

HuMANDATA introduced the XP68-03-LX45PLCC FPGA module. The XP68-03-LX45PLCC features the Xilinx Spartan-6 FPGA (XC6SLX45-2CSG324C), 50 user I/Os, on-board 50MHz oscillator, two user LEDs, a user switch, on-board 1.2V regulator and a Power-on Reset IC. The Xilinx PLCC68 Spartan-6 LX45 FPGA module can be equipped on a universal board by using a 68-pin DIP PLCC socket. The HuMANDATA XP68-03-LX45PLCC module is compliant with the RoHS Directive and is designed for lead-free soldering. It measures only 25.3mm x 25.3mm.

Twitter @fpgablog : : Free Trade Publications : : Jobs : : FPGA Blog : : EDA Blog : : Embedded Star : : EDA Geek : : Dad Blog
© 2012 Online Destiny Ltd : : FPGA Blog is a trademark of Online Destiny Ltd

Xilinx Targets 3D and 4K2K Displays with Reference Designs and ACDC Baseboard

Ken Cheung — Thu, 05 Jan 2012 16:46:14 +0000

Xilinx introduced reference designs and a development baseboard for speeding the development of next-generation, 3D and 4K2K display technologies. The 4K2K Mosaic and HDTV-to-4K2K up-converter targeted reference designs are based on the new 28nm Kintex-7 Field Programmable Gate Array (FPGA). The new ACDC (Acquisition, Contribution, Distribution and Consumption) 1.0 Baseboard also uses Kintex-7 FPGA devices. The targeted reference designs and ACDC 1.0 Baseboard with the Kintex-7 FPGA will be available in Q2 2012.

Innovative Integration Unveils PEX6-COP FPGA Co-processor Card

Ken Cheung — Thu, 08 Dec 2011 16:43:41 +0000

Innovative Integration introduced their PEX6-COP FPGA co-processor card. The flexible board features an integrated FPGA computing core with an industry-standard FMC IO module on a half-length PCI Express desktop or server card. The FPGA computing core supports the Xilinx Virtex 6 FPGA family in densities up to LX550 and SX475. The SX475 offers over 2000 DSP MAC elements operating at up to 500 MHz. The FPGA core has two 9MB QDRII+ SRAM banks, two 256MB LPDDR2 DRAM banks, and a 128MB DDR3 bank. Each memory is directly connected to the FPGA and is fully independent.

Twitter @fpgablog : : Free Trade Publications : : Jobs : : FPGA Blog : : EDA Blog : : Embedded Star : : EDA Geek : : Dad Blog
© 2011 Online Destiny Ltd : : FPGA Blog is a trademark of Online Destiny Ltd

Microsemi Offers Private Label Program for SmartFusion cSoC and FPGA

Ken Cheung — Wed, 07 Dec 2011 16:17:39 +0000

Microsemi announced a private labeling program for their SmartFusion customizable system-on-chip (cSoC), and flash and antifuse-based FPGA solutions. Microsemi’s new private label program enables companies to rapidly deliver economical and differentiated system-on-chip solutions. With the company’s SmartFusion cSoC devices, engineers can reduce the size of their circuit boards and the external bill-of-material component count while at the same time increasing the mean time between failure.

Trenz Electronic TE0630 Series of FPGA Modules

Ken Cheung — Wed, 30 Nov 2011 19:36:53 +0000

Trenz Electronic introduced their TE0630 family of FPGA-based industrial micro-modules. The TE0630 features a Xilinx Spartan-6 FPGA, mini-USB 2.0 device port, 1 Gbit (128-Mbyte) DDR3 SDRAM with 16-bit width, 8 Mbyte Flash memory for configuration and operation, and switch-mode power supplies for all on-board voltages. The Trenz TE0630 board is available in different options. It is ideal for harsh environments and pervasive deployment.

Sercos III Real-time Ethernet Solution Features LatticeECP3-35 FPGA

Ken Cheung — Tue, 29 Nov 2011 18:30:04 +0000

Lattice Semiconductor recently introduced their Sercos III real-time Ethernet solution. The Sercos III solution features the Lattice FPGA device. It is a low cost, low power FPGA-based alternative for engineers who need to implement flexible industrial networking solutions. Sercos is a digital bus that interconnects motion controls, drives, I/O, sensors and actuators for numerically controlled machines and systems. It is designed for the high-speed serial communication of standardized closed-loop real-time data over Industrial Ethernet.

Altera Stratix IV FPGAs Accelerate Novo-G Reconfigurable Supercomputer

Ken Cheung — Fri, 18 Nov 2011 16:36:05 +0000

The Center for High-Performance Reconfigurable Computing (CHREC) updated their Novo-G supercomputer with Altera Stratix IV FPGA devices. As a result, CHREC increased the system memory and acceleration of the world’s most powerful supercomputer by a factor of two. CHREC was able to realize a greater performance-to-cost ratio with modest increases in size, power and cooling.

TEK Microsystems Gemini-V6 FPGA-based Processing Solution

Ken Cheung — Tue, 15 Nov 2011 07:39:23 +0000

TEK Microsystems introduced the Gemini-V6 FPGA-based processing solution. The Gemini-V6 features two front end FPGA devices. One front end attaches to the ADCs and other front end attaches to the 4 GHz DAC. The front end FPGAs can be configured with Xilinx LX240, SX315, or SX475 devices. The TEK Gemini-V6 is a member of the QuiXilica family, and is based on the National Semiconductor ADC12D1800RF device. The Gemini-V6 will be available in January 2012.

TEK Microsystems QuiXilica Calypso-V6 Digitizer

Ken Cheung — Wed, 09 Nov 2011 16:36:33 +0000

TEK Microsystems introduced their QuiXilica Calypso-V6 digitizer. The Calypso-V6 features four separate ADC devices, with each pair of devices assigned to its own front end FPGA for signal processing. The front end FPGAs can be configured with LX240, SX315, or SX475 devices. The new QuiXilica digitizer offers the highest FPGA processing density available in any 6U form factor. It is also the only VME / VXS platform that supports Virtex-6 FPGA devices. The TEK Calypso-V6 will be available in January 2011.

Nallatech PCIe-287N Xilinx 7 Series FPGA Network Processing Card

Ken Cheung — Mon, 07 Nov 2011 13:54:29 +0000

Nallatech introduced their PCIe-287N network processing card. The PCIe-287N features two user-accessible Kintex-7 FPGA devices directly coupled to four SFP+ ports. Each FPGA utilizes multiple independent banks of high-bandwidth, QDR-II+ SRAM and DDR3 SDRAM to support random access and deep storage. A third, dedicated FPGA facilitates an 8-lane, PCIe Gen 2, host interface supporting sustained bandwidths up to 5GBytes/sec.