FPGA Blog - field programmable gate array and structured asic

Share/BookmarkSubscribe
'FPGA' Category Archive

Altera to Offer FPGAs with Direct Optical Interfaces

Posted by Ken Cheung in FPGA on Thursday, March 31, 2011

Altera revealed their plans for optically interconnected programmable devices. Altera will enable direct optical interfaces in future device packages and break through the bandwidth and signal integrity barriers inherent in copper technology. Altera believes direct optical interfaces have the potential to future-proof backplanes. Altera’s optically interconnected programmable devices will increase network bandwidth and port density, [...]

Xilinx Kintex-7 K325T Field Programmable Gate Array

Posted by Ken Cheung in FPGA on Monday, March 21, 2011

Xilinx launched the Kintex-7 K325T Field Programmable Gate Array (FPGA). The Kintex-7 K325T FPGA is the first of 28 devices that make up the 7 series FPGA that includes the Artix-7 and Virtex-7 FPGA families. Xilinx FPGA devices are sampling now. The Kintex-7 K325T is ideal for flat panel displays, ultrasound equipment and many other [...]

Nano-ITX/Spartan-6 FPGA Development Kit SpeedWay Design Workshops

Posted by Ken Cheung in FPGA on Friday, March 18, 2011

Avnet Electronics Marketing Americas will conduct a series of SpeedWay Design Workshops focusing on the design and development flows for the Nano-ITX/Spartan-6 FPGA Development Kit. The workshops will show engineers how to implement different interface options with the Xilinx Spartan-6 PCI Express (PCIe) card. Designers will learn about the benefits of using an FPGA-based solution [...]

Stratix IV GT FPGA Devices Support MoSys Bandwidth Engine Device

Posted by Ken Cheung in FPGA on Wednesday, February 9, 2011

Altera has completed interoperability testing between their Stratix IV GT FPGA and the MoSys Bandwidth Engine device in a serial memory application. Stratix IV GT FPGA devices leverage the GigaChip Interface to interoperate with MoSys’s Bandwidth Engine device. Altera is the first FPGA vendor to deliver device support for the GigaChip Interface. The interoperability gives [...]

Altera 28nm FPGA and ASIC Device Portfolio

Posted by Ken Cheung in FPGA on Tuesday, January 25, 2011

Altera introduced their portfolio of 28nm devices (Cyclone V, Arria V and FPGA families, and HardCopy V ASIC family). With the 28nm portfolio, Altera leverages transceiver technology, product architecture, intellectual property (IP) integration, and process technology to optimize solutions that address diverse design challenges. Altera’s 28nm device portfolio will be supported by their Quartus II [...]

eASIC 45nm Value Shuttle Program for Prototyping Designs

Posted by Ken Cheung in FPGA on Wednesday, December 15, 2010

Last week, eASIC launched their new Value Shuttle program, which is suppose to lower the entry cost for 45nm ASIC designs. With the Value Shuttle program, designers will receive forty-five (45) eASIC Nextreme-2 NEW ASIC prototypes for only forty-five thousand dollars ($45K), which is smaller than the cost of competing ASIC solutions. The 45nm eASIC [...]

Altera FPGA Devices Feature TSMC 28HP and 28LP Processes

Posted by Ken Cheung in FPGA on Tuesday, December 7, 2010

Altera will use two distinct 28nm process technologies. With their high-end FPGA family, Altera will continue to use TSMC’s 28-nm High Performance (28HP) process technology. However, now the company will use also TSMC’s 28nm Low-Power (28LP) process technology for Altera’s low-cost and midrange product families. Engineering samples of Altera’s 28-nm Stratix V FPGAs will be [...]

Altera MAX V CPLD Device Family

Posted by Ken Cheung in FPGA on Monday, December 6, 2010

Altera launched their new MAX V CPLD device family. The MAX V CPLD devices use half the total power compared to competitive CPLDs. The MAX V CPLD device family includes seven members ranging in density from 40 to 2,210 LEs. The first two MAX V devices, the 5M80ZE64C5N and 5M240ZT100C5N devices, are available now, priced [...]

Xilinx Virtex-7 HT FPGA Devices

Posted by Ken Cheung in FPGA on Wednesday, November 17, 2010

Xilinx introduced their 28nm Virtex-7 HT FPGA device. The Virtex-7 HT line offers 28Gbps serial transceiver performance and is ideal for next generation 100-400Gbps applications. According to Xilinx, the Virtex-7 HT devices feature the industry’s highest-speed and lowest jitter serial transceivers available in an FPGA to support stringent optical and backplane protocols. ISE Design Suite [...]

Microsemi Extended Temperature Grade Fusion Mixed Signal FPGA

Posted by Ken Cheung in FPGA on Monday, November 15, 2010

Fusion mixed signal FPGA device, from Microsemi, are now available with 100% temperature screening from -55 degrees C to +100 degrees C. The extended temperature Fusion field-programmable gate arrays are ideal for military, avionics, and defense industries, where highly reliable operation at extreme temperatures is needed. Extended temperature grade Fusion mixed signal FPGA devices are [...]

« Newer Posts || Older Posts »

Custom Search

FPGA Blog Newsletter
Don't have time to visit FPGA Blog everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:  

If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.