FPGA Blog - field programmable gate array and structured asic

Share/BookmarkSubscribe

Creating FPGA-based Co-Processors for DSPs Using Model Based Design

Posted by Ken Cheung in Event on Friday, October 31, 2008

Avnet Electronics Marketing is offering a 2-day Co-Processing SpeedWay Design Workshop, titled “Creating FPGA-based Co-Processors for DSPs Using Model-Based Design.” Engineers from Avnet and The MathWorks will present the 2-day, hands-on workshop, which features Model-Based Design using MATLAB and Simulink from The MathWorks to accelerate real-time image processing. Participants will explore video motion estimation algorithms and determine optimal partitioning between a Texas Instruments DaVinci DSP and co-processing performed by the Spartan-3A DSP FPGA. The practical hands-on labs showcase automatic code generation for the DaVinci and Spartan-3A DSP FPGA, demonstrate co-processor memory mapping to the DSP, and implement hardware co-simulation over Ethernet. The workshops are being offered throughout North America, Europe and Asia beginning December 1, 2008.

Workshop Topics

  • Lecture Understanding model-based design for video and image processing
  • Lab Building the Simulink model for motion estimation and video analytics
  • Lecture System prototyping with the Xilinx Spartan-3A DSP FPGA / DaVinci Development Kit
  • Lab Implementing a video stabilization system in TI DaVinci digital media processors
  • Lecture Xilinx FPGAs meet TI DSPs
  • Lab Algorithm partitioning between DSPs and FPGAs
  • Lecture FPGA co-processor architectures and verification
  • Lab Verifying FPGA co-processor functions using hardware co-simulation
  • Lecture Creating a standalone video system
  • Lab Integrating a DSP and FPGA co-processor

Dates and Locations

Americas

  • Salt Lake City, UT — Dec 1-2
  • Denver, CO — Dec 4-5
  • Orlando, FL — Dec 11-12
  • San Diego, CA — Jan 12-13
  • Austin, TX — Jan 15-16
  • Montreal, QC — Jan 20-21
  • Baltimore, MD — Jan 21-22
  • Boston, MA — Jan 26-27
  • San Jose, CA — Jan 28-29
  • Minneapolis, MN — Jan 29-30

Europe

  • Northampton, UK — Feb 16-17
  • Paris, France — Feb 19-20
  • Ilmenau, Germany — Feb 23-24
  • Milano, Italy — Feb 26-27
  • Tel Aviv, Israel — Mar 3-4

AU / NZ

  • Melbourne, Australia — Mar 23-24
  • Wellington, New Zealand — Mar 26-27

Asia

  • Seoul, Korea — Mar 16-17
  • Beijing, China — Mar 19-20
  • Xian, China — Mar 26-27
  • Chengdu, China — Mar 30-31
  • Nanjing, China — Apr 2-3
  • Shenzhen, China — Apr 9-10

More information: Avnet Co-Processing SpeedWay Workshop

Related Posts with Thumbnails

Custom Search

FPGA Blog Newsletter
Don't have time to visit FPGA Blog everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:  

If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.