ACE Partitioning Tool Supports PROC Systems
Auspy Development, Inc and GiDEL will work closely to deliver full support of Auspy's ACE partitioning tool suite for the full range PROC systems used in the verification and debug of SoC designs. Auspy's ACE partitioner provides fully automatic and semi-automatic modes of operation, and takes into consideration full timing characteristics of the single board and multiple board architectures within the PROC family of systems from GiDEL. Of particular value is the support for hierarchy within the partitioning tool for the unique architecture of the PROC_SoC systems. The PROC_SoC can have up to ten, dual FPGA boards, with over 700 user's defined any FPGA to any FPGA connections in 118 pin blocks. The partitioning tool will allow users to interactively guide the FPGA interconnection, or develop an interconnection map for the system's bus and cable types of high speed interconnections. The software will also enable users to take advantage of the LVDS support in the Stratix devices.
The PROC_SoC(TM) and PROC board-level reconfigurable systems feature advanced Altera Stratix® II and Stratix III FPGAs that can be configured to emulate and verify complex SoC designs across a broad spectrum of applications over 100 million ASIC gates in complexity.
More info: Auspy Development, Inc. | GiDEL
If you found this page useful, bookmark and share it on:
Possibly of Interest
- Altera's Stratix FPGAs Power GiDEL's Boards, Adapters
- GiDEL Upgrades PROC_SoC Verification System
- GiDEL PROCStarIII with Altera Stratix III 340L
- DAFCA, GiDEL to Integrate Verification Tools
- C Language to FPGA Compilation
If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.
