FPGA Blog - field programmable gate array and structured asic

Altera Heads to Embedded Systems Conference

Posted by Ken Cheung in Event on Tuesday, March 24, 2009

At the 2009 Embedded Systems Conference (ESC) Silicon Valley, Altera will offer technical sessions, in-booth demonstrations, and a conference paper presentation. The embedded show will take March 30 – April 3 at the McEnery Convention Center in San Jose, California.

Technical Sessions and Conference Paper

  • Designing Embedded Systems With FPGAs
    March 31, 3:45-5:15 pm
    April 1, 2:00-3:30 pm
    This session shows you how to create embedded systems implemented in programmable logic. Learn how to build a processor-based hardware system and run software on it. See how quick and easy it is to build entire systems using Altera’s SOPC Builder tool to configure and integrate hardware intellectual property (IP) blocks.

  • Designing ARM Embedded Systems in Altera FPGAs and ASICs
    March 31, 5:30-7:00 pm
    April 1, 3:45-5:15 pm
    This session shows you how to embed Cortex-M1 processors in Altera Cyclone III FPGAs and ARM7/ARM9 processors in Altera Stratix FPGAs and HardCopy ASICs. Learn how you can add a Cortex-M1 processor using SOPC Builder and how Arrow’s CLS team can provide you with the IP and services to create production-ready ARM solutions in Stratix and HardCopy devices.

  • Building Embedded Video Systems With FPGAs
    April 1, 8:00-9:30 am
    April 1, 5:30-7:00 pm
    This session shows you the basics of building embedded video systems in programmable logic. Learn about design methodology, system-level tools, and how using video IP blocks can greatly simplify the design process. See how to build a customizable video system that can be dynamically modified using an embedded processor.

  • Fail-Safe FPGA Design Features for High-Reliability Systems
    April 2, 3:30-4:45 pm
    Designing fail-safe data paths within the fabric of a programmable logic device is a significant challenge that adds design constraints and a highly complex certification process. Altera Corporation will share some of the design tool-based capabilities being developed for fail-safe design, and what overhead and design constraints you can expect as a system architect.

Demonstrations

  • Altera’s embedded soft processor portfolio
  • Wind River Linux support for the Nios II processor
  • Industry’s first 40-nm FPGA, Stratix IV
  • SOPC Builder and Quartus II the #1 design software in performance and productivity
  • Altera Embedded Systems Development Kit, Cyclone III Edition
  • MotionFire Motor Control Platform
  • Video and image processing with FPGAs
  • Consumer and automotive applications
  • Altera partners, System Level Solutions and Arrow Electronics

More info: Altera Corporation (NASDAQ: ALTR)

Related Posts with Thumbnails
 
FPGA Blog Newsletter
Don't have time to visit FPGA Blog everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:  

If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.