Webcast: Implementing High-Speed DDR3 Interfaces

Posted by Ken Cheung in Event on Thursday, April 10, 2008
Ross Video Multi-Definition Keyer Features Virtex-5 FPGA »
« PLDA PCIe 2.0 IP Core for Xilinx Virtex-5 FXT FPGA

Altera has an On-Demand webcast about implementing high-speed DDR3 interfaces. The webinar will discuss the challenges of implementing DDR3 and available solutions. The event is targeted at system architects, hardware and system design engineers, FPGA developers, and signal integrity engineers.

With today's requirements for high-speed memory interfaces surpassing 1 Gbps, FPGA silicon and IP must be designed to provide robust signal integrity and address the challenges of implementing DDR3 interfaces. Simulation still plays an important role in validating signal levels and timing margins. Altera's webcast will discuss:

  • The JEDEC requirements for DDR3
  • How to address read/write leveling in your system
  • How to reduce power consumption on your board and track PVT

More info: Implementing High-Speed DDR3 Interfaces

If you found this page useful, bookmark and share it on:

Ross Video Multi-Definition Keyer Features Virtex-5 FPGA »
« PLDA PCIe 2.0 IP Core for Xilinx Virtex-5 FXT FPGA

Possibly of Interest

 
FPGA Blog Newsletter
Don't have time to visit FPGA Blog everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:   

If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.