FPGA Blog - field programmable gate array and structured asic

SASEBO-GII Board Features Xilinx Virtex-5 and Spartan-3A FPGAs

Posted by Ken Cheung in FPGA-based Product on Thursday, October 29, 2009

The SASEBO-GII boards feature the Xilinx Virtex-5 and Spartan-3A FPGA families. The SASEBO-GII boards enable the development and evaluation of performance and security of cryptographic circuits to contribute to the international standardization of hardware security. The SASEBO-GII board is expected to serve as the standard for carrying out cryptographic hardware experiments and for international programs involving hardware security evaluation.

SASEBO-GII boards with Xilinx Virtex-5 and Spartan-3A FPGAs - National Institute of Advanced Industrial Science and Technology (AIST)

SASEBO-GII is the latest version of the FPGA board that the National Institute of Advanced Industrial Science and Technology, Japan (AIST) has been researching and developing as a standard testing platform for working out the standards. The new board uses Virtex-5 LX30 and LX50 FPGAs for the main cryptographic circuit and a Spartan-3A FPGA for the interface circuit to enable various partial reconfiguration as well as side channel attack evaluation experiments.

Equipped with multiple power monitoring points, the Virtex-5 FPGAs on the board are capable of including embedded processors, an SRAM for data storage, driving user LEDs and I/Os, while also providing the flexibility for users to implement their own interfaces. The FPGAs also provide extended inputs for controlling power and clock speeds to conduct advanced physical attack evaluation experiments.

SPI-ROM and Slave-SelectMap are available as configuration methods to enable the evaluation of dynamic and static partial reconfiguration systems through control schemes targeting the Spartan-3A device. Configuration via a USB cable is also supported, which means various experiments can be conducted on the SASEBO-GII board only with one USB cable connected to a PC workstation.

More info: TD-BD-SASEBOG2 Side Channel Attack Evaluation / Partial Reconfiguration Evaluation Board

Related Posts with Thumbnails
 
FPGA Blog Newsletter
Don't have time to visit FPGA Blog everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:  

If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.