Analog Devices recently launched the JESD204B Xilinx Transceiver Debug Tool. The FPGA-based reference design with software and HDL code reduces the design risk of high-speed systems incorporating JESD204B-compatible converters. It supports the 312.5-Mbps to 12.5-Gbps JESD204B data converter-to-FPGA serial data interface and Xilinx Inc., 7 series FPGAs and Zynq-7000 All Programmable SoCs.
The JESD204B Xilinx Transceiver Debug Tool provides an on-chip, 2-D statistical eyescan that helps designers of radar arrays, software-defined radio and other high-speed systems more quickly verify the signal integrity of JESD204B data converter-to-FPGA designs using gigabit transceivers. It is available now and is free with ADI Converters.
The Analog Devices JESD204B Xilinx Transceiver Debug Tool provides on-chip eyescanning that augments the test and measurement process by statistically determining signal integrity inside the FPGA. Other techniques probe the outside of the FPGA package and acquire the signal before it’s been processed by Xilinx’s automatic gain control and equalizer blocks. The JESD204B Debug Tool produces a more accurate result by utilizing the Xilinx transceiver on-chip eyescan feature to enable developers to monitor the signal integrity and design margin on their JESD204B links inside the FPGA.
ADI’s reference design gathers data directly from the on-chip Rx margin analysis feature in the 7 series IBERT core and manages the data locally inside the FPGA or one of the ARM dual-core Cortex-A9 MPCore processors, displaying the data on an HDMI monitor or over Ethernet to a remote monitoring station. Typically, other scanning tools measure signals off-chip and require costly test and measurement equipment or transfer the data back over JTAG to be viewed on a host/development PC in the lab.