FPGA Blog - field programmable gate array and structured asic

Share/BookmarkSubscribe
Recent Posts

Xilinx 7 Series FPGAs, Zynq-7000 SoCs Achieved Full PCI Express Compliance

Posted by Ken Cheung in FPGA on Tuesday, May 21, 2013

Xilinx’s All Programmable 7 series FPGAs and Zynq-7000 All Programmable SoCs have achieved full PCI Express compliance and are now listed on the PCI-SIG integrator’s list. With 7 series FPGA and Zynq-7000 All Programmable SoC integrated blocks for PCI Express Gen2 and Gen3, designers can meet high system bandwidth and programmable systems integration requirements needed in a variety of markets, including communications, storage and server applications.

Xilinx 7 Series FPGAs, Zynq-7000 SoCs Achieved Full PCI Express Compliance »

CAST Offers Ultra-low Latency Video Encoding Option for H.264 IP Cores

Posted by Ken Cheung in IP Core on Thursday, May 16, 2013

CAST announced an ultra-low latency video encoding option for their H.264 video encoder IP cores. The new option enables near-real time video transmission for streaming and wireless video applications, especially when coupled with CAST’s hardware stacks for fast, processor-less video processing.

CAST Offers Ultra-low Latency Video Encoding Option for H.264 IP Cores »

Altera Releases SDK for OpenCL and Third Party Production Boards

Posted by Ken Cheung in Tool on Monday, May 13, 2013

Altera SDK for OpenCL and supported third-party production boards

Altera has released a SDK for OpenCL and supported third-party production boards. The SDK for OpenCL enables software programmers to access the high-performance capabilities of programmable logic devices. The Altera SDK for OpenCL is currently available for download. The annual software subscription for the SDK for OpenCL is $995 for a node-locked PC license.

Altera Releases SDK for OpenCL and Third Party Production Boards »

Create Fastest FPGA Designs with Altera Quartus II Software v13.0

Posted by Ken Cheung in Other on Thursday, May 9, 2013

Altera Quartus II software v13.0

Altera released version 13.0 of their Quartus II software. Quartus II v13 enables designs targeting Stratix V FPGAs to achieve the fastest Fmax of any FPGA in the industry with a two speed-grade advantage over the nearest competitor. Both the Subscription Edition and the free Web Edition of Quartus II software v13.0 are now available for download.

Create Fastest FPGA Designs with Altera Quartus II Software v13.0 »

Avnet Unveils Xilinx Zynq-7000 All Programmable SoC Mini-Module Plus

Posted by Ken Cheung in Tool on Tuesday, May 7, 2013

Xilinx Zynq-7000 AP SoC Mini-Module Plus | Avnet Electronics Marketing

Avnet Electronics Marketing announced the Xilinx Zynq-7000 All Programmable (AP) SoC Mini-Module Plus. The new product is a system-on-module (SOM) based on the Xilinx Zynq-7000 AP SoC XC7Z045T device. A complete Xilinx Zynq-7000 AP SoC Mini-Module Plus System including Mini-Module Plus baseboard, Zynq-7000 AP SoC module, and Mini-Module Plus power module is priced at $2,095.

Avnet Unveils Xilinx Zynq-7000 All Programmable SoC Mini-Module Plus »

ScanWorks PXI-100 Controller Supports JTAG, PCT, FPGA Controlled Tests, Internal JTAG

Posted by Ken Cheung in Tool on Tuesday, April 30, 2013

ASSET InterTech PXI-100 controller for the ScanWorks platform

ASSET InterTech introduced the PXI-100 controller for the ScanWorks platform for debug, validation and test. The PXI-based controller can apply boundary-scan tests based on the IEEE 1149.1/6 standards (JTAG), processor-controlled tests (PCT), FPGA-controlled tests (FCT) and access instruments embedded in chips via the IEEE P1687 Internal JTAG (IJTAG) standard. The PXI-1000 ScanWorks platform controller is available now. Prices start at $4,995.

ScanWorks PXI-100 Controller Supports JTAG, PCT, FPGA Controlled Tests, Internal JTAG »

Lattice Sensor Extender Reference Design Uses Two MachXO2 FPGAs

Posted by Ken Cheung in Reference Design on Thursday, April 25, 2013

Lattice Semiconductor SensorExtender reference design

Lattice Semiconductor recently introduced the SensorExtender reference design. The Sensor Extender is a low-cost solution for remotely locating image sensors up to eight meters away from the image signal processor (ISP) and transmit and receive video signals at resolutions that range up to 720p60 and 1080p30. The reference design is tested with the Aptina MT MT9M024 and the Lattice HDR-60 camera development kit’s base board.

Lattice Sensor Extender Reference Design Uses Two MachXO2 FPGAs »

Altera Cyclone V SoC Development Kit Includes ARM DS-5

Posted by Ken Cheung in Tool on Tuesday, April 23, 2013

Altera Cyclone V SX SoC Development Board

Altera introduced the Cyclone V SoC Development Kit. The tool platform features a broad set of memories, peripherals, interfaces, and a high-speed mezzanine connector (HSMC). The Altera kit helps hardware and software developers to accelerate embedded systems design development. The Altera Cyclone V SoC Development Kit is available for ordering now. Production shipment will begin in May 2013. It is priced at $1,595.

Altera Cyclone V SoC Development Kit Includes ARM DS-5 »

Wasga Compiler Design Suite for FPGA Prototyping Supports Virtex-7 FPGA

Posted by Ken Cheung in Tool on Friday, April 19, 2013

Wasga Compiler Design Suite for FPGA-based prototyping | Flexras Technologies

Flexras Technologies introduced version 3.2 of the Wasga Compiler Design Suite for FPGA-based prototyping. The new version of the tool supports the Xilinx Virtex-7 FPGA and includes new features that accelerate SoC rapid prototyping. Wasga Compiler is a timing-driven partitioning tool for SoC rapid prototyping that automatically partitions large designs onto multiple FPGAs while addressing chip resources, connectivity, and the clock frequency constraints required for running software applications in near real time. Release 3.2 of the tool is available now.

Wasga Compiler Design Suite for FPGA Prototyping Supports Virtex-7 FPGA »

Microsemi EnforcIT Cryptography IP Cores Achieves NIST Certification

Posted by Ken Cheung in FPGA,IP Core on Wednesday, April 17, 2013

Microsemi has achieved National Institute of Standards and Technology (NIST) algorithmic certification on their U.S.-developed EnforcIT Cryptography Suite of National Security Agency (NSA) Suite B algorithms. The EnforcIT Cryptography Suite was validated by InfoGard Laboratories, Inc. and certified by the NIST. The certification is expected to be posted to the NIST website later this month.

Microsemi EnforcIT Cryptography IP Cores Achieves NIST Certification »

Older Posts »

Custom Search

FPGA Blog Newsletter
Don't have time to visit FPGA Blog everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:  

If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.